ATmega168P Atmel Corporation, ATmega168P Datasheet - Page 164
ATmega168P
Manufacturer Part Number
ATmega168P
Description
Manufacturer
Atmel Corporation
Specifications of ATmega168P
Flash (kbytes)
16 Kbytes
Pin Count
32
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
23
Ext Interrupts
24
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
1
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATmega168P-20AU
Manufacturer:
ATMEL
Quantity:
1 250
Company:
Part Number:
ATmega168P-20MU
Manufacturer:
ATMEL
Quantity:
12 000
Part Number:
ATmega168P-20MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega168PA-15AZ
Manufacturer:
VAC
Quantity:
120
Company:
Part Number:
ATmega168PA-15MZ
Manufacturer:
TOSHIBA
Quantity:
1 000
Company:
Part Number:
ATmega168PA-AU
Manufacturer:
Atmel
Quantity:
2 902
Part Number:
ATmega168PA-AU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
ATmega168PA-MMH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
19. SPI – Serial Peripheral Interface
19.1
19.2
164
Features
Overview
ATmega48P/88P/168P
•
•
•
•
•
•
•
•
The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the
ATmega48P/88P/168P and peripheral devices or between several AVR devices.
The USART can also be used in Master SPI mode, see “USART in SPI Mode” on page 202. The
PRSPI bit in
module.
Figure 19-1. SPI Block Diagram
Note:
Full-duplex, Three-wire Synchronous Data Transfer
Master or Slave Operation
LSB First or MSB First Data Transfer
Seven Programmable Bit Rates
End of Transmission Interrupt Flag
Write Collision Flag Protection
Wake-up from Idle Mode
Double Speed (CK/2) Master SPI Mode
1. Refer to
/2/4/8/16/32/64/128
”Minimizing Power Consumption” on page 43
DIVIDER
Figure 1-1 on page
(1)
2, and
Table 14-3 on page 80
must be written to zero to enable SPI
for SPI pin placement.
8025M–AVR–6/11