ATtiny167 Atmel Corporation, ATtiny167 Datasheet - Page 169

no-image

ATtiny167

Manufacturer Part Number
ATtiny167
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny167

Flash (kbytes)
16 Kbytes
Pin Count
20
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
8
Hardware Qtouch Acquisition
No
Max I/o Pins
16
Ext Interrupts
16
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Lin
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
3
Input Capture Channels
1
Pwm Channels
9
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny167-15MZ
Manufacturer:
ATMEL
Quantity:
670
Part Number:
ATtiny167-A15MZ
Manufacturer:
ATMEL
Quantity:
480
Part Number:
ATtiny167-A15MZ
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny167-A15XD
Manufacturer:
BOSCH
Quantity:
40 000
Part Number:
ATtiny167-A15XZ
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny167-AXZ
Quantity:
17
15.4.6.4
15.4.7
15.4.7.1
15.4.7.2
15.4.7.3
8265B–AVR–09/10
UART Commands
Handling Data of LIN response
Data Handling
Rx Service
Tx Service
A FIFO data buffer is used for data of the LIN response. After setting all parameters in the LIN-
SEL register, repeated accesses to the LINDAT register perform data read or data write (c.f.
“Data Management” on page
Note that LRXDL[3:0] and LTXDL[3:0] are not linked to the data access.
Setting the LCMD[2] bit in LINENR register enables UART commands.
Tx Byte and Rx Byte services are independent as shown in
This combination of services is controlled by the LCMD[1:0] bits of LINENR register (c.f.
ure 15-5 on page
The FIFO used for LIN communication is disabled during UART accesses. LRXDL[3:0] and
LTXDL[3:0] values of LINDLR register are then irrelevant. LINDAT register is then used as
data register and LINSEL register is not relevant.
Once this service is enabled, the user is warned of an in-coming character by the LRXOK flag
of LINSIR register. Reading LINDAT register automatically clears the flag and makes free the
second stage of the buffer. If the user considers that the in-coming character is irrelevant with-
out reading it, he directly can clear the flag (see specific flag management described in
Section 15.6.2 on page
The intrinsic structure of the Rx service offers a 2-byte buffer. The fist one is used for serial to
parallel conversion, the second one receives the result of the conversion. This second buffer
byte is reached reading LINDAT register. If the 2-byte buffer is full, a new in-coming character
will overwrite the second one already recorded. An OVRERR error in LINERR register will
then accompany this character when read.
A FERR error in LINERR register will be set in case of framing error.
If this service is enabled, the user sends a character by writing in LINDAT register. Automati-
cally the LTXOK flag of LINSIR register is cleared. It will rise at the end of the serial
transmission. If no new character has to be sent, LTXOK flag can be cleared separately (see
specific flag management described in
There is no transmit buffering.
No error is detected by this service.
• Byte Transfer: the UART is selected but both Rx and Tx services are disabled,
• Rx Byte: only the Rx service is enable but Tx service is disabled,
• Tx Byte: only the Tx service is enable but Rx service is disabled,
• Full Duplex: the UART is selected and both Rx and Tx services are enabled.
166).
182).
179).
Section 15.6.2 on page
Table 15-1 on page
182).
167.
Fig-
169

Related parts for ATtiny167