r5f21368sdfp Renesas Electronics Corporation., r5f21368sdfp Datasheet - Page 174

no-image

r5f21368sdfp

Manufacturer Part Number
r5f21368sdfp
Description
Renesas Mcu R8c Family / R8c/3xt-a Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r5f21368sdfp#V0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Under development
R8C/36T-A Group
R01UH0240EJ0001 Rev.0.01
Apr 28, 2011
Figure 11.4
11.4.5
11.4.6
Table 11.8
Watchdog timer, oscillation stop detection, voltage monitor 1,
voltage monitor 2, address break
Software, address match, single-step
Figure 11.4 shows the Interrupt Response Time. The interrupt response time is the period from when an
interrupt request is generated until the first instruction in the interrupt routine is executed. This time consists of
two periods: the first period ranges from when an interrupt request is generated until the currently executing
instruction is completed ((a) in Figure 11.4) and the second from when an interrupt request is acknowledged
until the interrupt sequence is executed (20 cycles (b)).
When a maskable interrupt request is acknowledged, the interrupt priority level of the acknowledged interrupt
is set in the IPL.
For a software interrupt or special interrupt request, the level listed in Table 11.8 is set in the IPL.
Table 11.8 lists the IPL Value when Software or Special Interrupt is Acknowledged.
Interrupt Response Time
IPL Change when Interrupt Request is Acknowledged
(a) The period from when an interrupt request is generated until the currently executing instruction is completed .
(b) 21 cycles for address match and single-step interrupts.
Interrupt Source without Interrupt Priority Level
Preliminary document
Specifications in this document are tentative and subject to change.
Interrupt Response Time
IPL Value when Software or Special Interrupt is Acknowledged
The length of this time varies with the instruction being executed . The DIVX instruction requires the longest
time, 30 cycles (no wait states, and the divisor is a register).
Interrupt request
generated
Instruction
(a)
Interrupt request
acknowledged
Interrupt response time
Interrupt sequence
20 cycles (b)
interrupt routine
Instruction in
Value Set in IPL
Not changed
Time
7
Page 143 of 725
11. Interrupts

Related parts for r5f21368sdfp