r5f21368sdfp Renesas Electronics Corporation., r5f21368sdfp Datasheet - Page 377

• Manufacturer Part Number: r5f21368sdfp
• Description: Renesas Mcu R8c Family / R8c/3xt-a Series
• Manufacturer: Renesas Electronics Corporation.

Under development
R8C/36T-A Group
R01UH0240EJ0001 Rev.0.01
Apr 28, 2011
18.2.20 Timer RE2 Alarm Hour Register (TREAHR)
TRECR register
RTCRST bit in
Bits AHR0 to AHR3 (First digit of hour alarm data bits)
Bits AHR4 to AHR5 (Second digit of hour alarm data bits)
APM Bit (a.m./p.m. alarm data bit)
After reset by
Bit
b0
b1
b2
b3
b4
b5
b6
b7
After Reset
The TREAHR register is used in real-time clock mode.
Write to this register when the BSY bit in the TRESEC register is 0 (data not being updated).
The TREAHR register is compared with the TREHR register when the ENBHR bit is 1 (hour alarm enabled). If
the values of both the registers match, the ALIF bit in the TREIFR register is set to 1 (interrupt requested).
When the ALIE bit in the TREIFR register is 1 (alarm interrupt enabled), an interrupt request is generated.
Set values from 00 to 11 by the BCD code when the HR24 bit in the TRECR register is 0 (12-hour mode). Set
values from 00 to 23 by the BCD code when the HR24 bit is 1 (24-hour mode).
If any value other than the above is set, normal operation cannot be performed.
Set the APM bit to 0 (a.m.) when the HR24 bit is 1 (24-hour mode).
Address 0017Dh
Symbol ENBHR
ENBHR Hour alarm enable bit
Symbol
AHR0
AHR1
AHR2
AHR3
AHR4
AHR5
APM
Bit
Preliminary document
Specifications in this document are tentative and subject to change.
First digit of hour alarm data bits
Second digit of hour alarm data
bits
a.m./p.m. alarm data bit
b7
0
0
APM
b6
Bit Name
0
0
AHR5
b5
0
0
AHR4
b4
0
0
Store the alarm data.
Store the alarm data.
0: a.m.
1: p.m.
1: Hour alarm enabled
0: Hour alarm disabled
(not compared with the TREHR register)
(compared with the TREHR register)
AHR3
b3
0
0
Function
AHR2
b2
0
0
AHR1
b1
0
0
0 to 9 (BCD code)
0 to 2 (BCD code)
Setting Range
AHR0
b0
0
0
Page 346 of 725
18. Timer RE2
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W