ATmega1284PR231 Atmel Corporation, ATmega1284PR231 Datasheet - Page 18
ATmega1284PR231
Manufacturer Part Number
ATmega1284PR231
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT86RF231.pdf
(198 pages)
2.ATMEGA1284PR231.pdf
(380 pages)
3.ATMEGA1284PR231.pdf
(20 pages)
Specifications of ATmega1284PR231
Flash (kbytes)
128 Kbytes
Max. Operating Frequency
20 MHz
Max I/o Pins
32
Spi
3
Twi (i2c)
1
Uart
2
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Crypto Engine
AES
Sram (kbytes)
16
Eeprom (bytes)
4096
Operating Voltage (vcc)
1.8 to 3.6
Timers
3
Frequency Band
2.4 GHz
Max Data Rate (mb/s)
2
Antenna Diversity
Yes
External Pa Control
Yes
Power Output (dbm)
3
Receiver Sensitivity (dbm)
-101
Receive Current Consumption (ma)
13.2
Transmit Current Consumption (ma)
14.4
Link Budget (dbm)
104
- Current page: 18 of 198
- Download datasheet (5Mb)
AT86RF231
The SPI is based on a byte-oriented protocol and is always a bidirectional communication
between master and slave. The SPI master starts the transfer by asserting /SEL = L. Then the
master generates eight SPI clock cycles to transfer one byte to the radio transceiver (via MOSI).
At the same time, the slave transmits one byte to the master (via MISO). When the master wants
to receive one byte of data from the slave it must also transmit one byte to the slave. All bytes
are transferred with MSB first. An SPI transaction is finished by releasing /SEL = H.
An SPI register access consists of two bytes, a Frame Buffer or SRAM access of at least two or
more bytes as described in
Section 6.2 “SPI Protocol” on page
19.
/SEL = L enables the MISO output driver of the AT86RF231. The MSB of MISO is valid after t1
(see
Section 12.4 “Digital Interface Timing Characteristics” on page 157
parameter 12.4.3) and
is updated at each falling edge of SCLK. If the driver is disabled, there is no internal pull-up cir-
cuitry connected to it. Driving the appropriate signal level must be ensured by the master device
or an external pull-up resistor. Note, when both /SEL and /RST are active, the MISO output
driver is also enabled.
Referring to
Figure 6-2 on page 17
and
Figure 6-3 on page 17
MOSI is sampled at the rising
edge of the SCLK signal and the output is set at the falling edge of SCLK. The signal must be
stable before and after the rising edge of SCLK as specified by t
and t
, refer to
Section 12.4
3
4
“Digital Interface Timing Characteristics” on page 157
parameters 12.4.5 and 12.4.6.
This SPI operational mode is commonly known as "SPI mode 0".
18
8111C–MCU Wireless–09/09
Related parts for ATmega1284PR231
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Microcontroller with 128K bytes In-system programmable flash, 8 MHz, power supply =2.7 - 5.5V
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
IC AVR MCU 2.4GHZ XCEIVER 64QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU ATMEGA644/AT86RF230 40-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
BUNDLE ATMEGA644P/AT86RF230 QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
BUNDLE ATMEGA644P/AT86RF230 TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU ATMEGA1281/AT86RF230 64-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU, 8BIT, AVR, 16K FLASH, 28PDIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Microcontroller Modules MCU CARD BIGAVR6 100P W/ ATMEGA2560
Manufacturer:
mikroElektronika