LM3S3768 Luminary Micro, Inc, LM3S3768 Datasheet - Page 18

• Manufacturer Part Number: LM3S3768
• Description: Lm3s3768 Arm Microcontroller
• Manufacturer: Luminary Micro, Inc

Table of Contents
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Inter-Integrated Circuit (I
Register 1:
Register 2:
Register 3:
Register 4:
Register 5:
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Univeral Serial Bus (USB) Controller ......................................................................................... 503
Register 1:
Register 2:
Register 3:
Register 4:
Register 5:
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
18
SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 ............................................. 456
SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 ............................................. 457
SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ............................................. 458
SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ............................................ 459
SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 ............................................. 460
SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 ............................................. 461
SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 ............................................. 462
SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ............................................ 463
SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ............................................... 464
SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ............................................... 465
SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ............................................... 466
SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ............................................... 467
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
USB Device Functional Address (USBFADDR), offset 0x000 ............................................ 519
USB Power (USBPOWER), offset 0x001 ......................................................................... 520
USB Transmit Interrupt Status (USBTXIS), offset 0x002 ................................................... 522
USB Receive Interrupt Status (USBRXIS), offset 0x004 ................................................... 523
USB Transmit Interrupt Enable (USBTXIE), offset 0x006 .................................................. 524
USB Receive Interrupt Enable (USBRXIE), offset 0x008 .................................................. 525
USB General Interrupt Status (USBIS), offset 0x00A ........................................................ 526
USB Interrupt Enable (USBIE), offset 0x00B .................................................................... 528
USB Frame Value (USBFRAME), offset 0x00C ................................................................ 530
USB Endpoint Index (USBEPIDX), offset 0x0E ................................................................ 531
USB Test Mode (USBTEST), offset 0x00F ....................................................................... 532
USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 ............................................................. 534
USB FIFO Endpoint 1 (USBFIFO1), offset 0x024 ............................................................. 534
USB FIFO Endpoint 2 (USBFIFO2), offset 0x028 ............................................................. 534
USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C ............................................................ 534
USB Device Control (USBDEVCTL), offset 0x060 ............................................................ 535
USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062 ................................. 538
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
C Master Slave Address (I2CMSA), offset 0x000 ........................................................... 482
C Master Control/Status (I2CMCS), offset 0x004 ........................................................... 483
C Master Data (I2CMDR), offset 0x008 ......................................................................... 487
C Master Timer Period (I2CMTPR), offset 0x00C ........................................................... 488
C Master Interrupt Mask (I2CMIMR), offset 0x010 ......................................................... 489
C Master Raw Interrupt Status (I2CMRIS), offset 0x014 ................................................. 490
C Master Masked Interrupt Status (I2CMMIS), offset 0x018 ........................................... 491
C Master Interrupt Clear (I2CMICR), offset 0x01C ......................................................... 492
C Master Configuration (I2CMCR), offset 0x020 ............................................................ 493
C Slave Own Address (I2CSOAR), offset 0x000 ............................................................ 495
C Slave Control/Status (I2CSCSR), offset 0x004 ........................................................... 496
C Slave Data (I2CSDR), offset 0x008 ........................................................................... 498
C Slave Interrupt Mask (I2CSIMR), offset 0x00C ........................................................... 499
C Slave Raw Interrupt Status (I2CSRIS), offset 0x010 ................................................... 500
C Slave Masked Interrupt Status (I2CSMIS), offset 0x014 .............................................. 501
C Slave Interrupt Clear (I2CSICR), offset 0x018 ............................................................ 502
2
C) Interface ........................................................................................ 468
Preliminary
June 02, 2008