LM3S3768 Luminary Micro, Inc, LM3S3768 Datasheet - Page 227

no-image

LM3S3768

Manufacturer Part Number
LM3S3768
Description
Lm3s3768 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet
Reset
Reset
Reset
Reset
Type
Type
Type
Type
DMAREQMASKSET Reads
DMA Channel Request Mask Set (DMAREQMASKSET)
Base 0x400F.F000
Offset 0x020
Type RO, reset 0x0000.0000
DMAREQMASKSET Writes
DMA Channel Request Mask Set (DMAREQMASKSET)
Base 0x400F.F000
Offset 0x020
Type WO, reset 0x0000.0000
June 02, 2008
Bit/Field
31:0
31
15
31
15
W
W
R
0
R
0
0
0
Register 12: DMA Channel Request Mask Set (DMAREQMASKSET), offset
0x020
Each bit of the DMAREQMASKSET register represents the corresponding DMA channel. Writing
a 1 disables DMA requests for the channel. Reading the register returns the request mask status.
When a μDMA channel's request is masked, that means the peripheral can no longer request μDMA
transfers. The channel can then be used for software-initiated transfers.
30
14
30
14
W
W
R
R
0
0
0
0
29
13
29
13
W
W
R
R
0
0
0
0
SET[n]
Name
28
12
28
12
W
W
R
R
0
0
0
0
27
11
27
W
11
W
R
R
0
0
0
0
Type
R
26
10
26
10
W
W
R
R
0
0
0
0
Reset
25
25
W
W
R
R
0x00
0
9
0
0
9
0
Preliminary
24
24
W
W
R
R
0
8
0
0
8
0
SET[n]
SET[n]
SET[n]
SET[n]
Description
Channel [n] Request Mask Set
Returns the channel request mask status.
Value
0
1
23
23
W
W
R
R
0
7
0
0
7
0
Description
Enabled
External requests are not masked for channel [n].
Masked
External requests are masked for channel [n].
22
22
W
W
R
0
6
R
0
0
6
0
21
21
W
W
R
R
0
5
0
0
5
0
20
20
W
W
R
R
0
4
0
0
4
0
19
19
W
W
R
R
0
3
0
0
3
0
LM3S3768 Microcontroller
18
18
W
W
R
R
0
2
0
0
2
0
17
17
W
W
R
0
1
R
0
0
1
0
16
16
W
W
R
R
0
0
0
0
0
0
227

Related parts for LM3S3768