LM3S3768 Luminary Micro, Inc, LM3S3768 Datasheet - Page 42

• Manufacturer Part Number: LM3S3768
• Description: Lm3s3768 Arm Microcontroller
• Manufacturer: Luminary Micro, Inc

ARM Cortex-M3 Processor Core
2
42
ARM Cortex-M3 Processor Core
The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that
meets the needs of minimal memory implementation, reduced pin count, and low power consumption,
while delivering outstanding computational performance and exceptional system response to
interrupts. Features include:
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
Compact core.
Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory
size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of
memory for microcontroller class applications.
Rapid application execution through Harvard architecture characterized by separate buses for
instruction and data.
Exceptional interrupt handling, by implementing the register manipulations required for handling
an interrupt in hardware.
Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
External non-maskable interrupt signal (NMI) available for immediate execution of NMI handler
for safety critical applications.
Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
Migration from the ARM7™ processor family for better performance and power efficiency.
Full-featured debug solution with a:
–
–
–
–
–
Optimized for single-cycle flash usage
Three sleep modes with clock gating for low power
Single-cycle multiply instruction and hardware divide
Atomic operations
ARM Thumb2 mixed 16-/32-bit instruction set
1.25 DMIPS/MHz
Serial Wire JTAG Debug Port (SWJ-DP)
Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources,
and system profiling
Instrumentation Trace Macrocell (ITM) for support of printf style debugging
Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
Preliminary
June 02, 2008