EP3C16F256I7N Altera, EP3C16F256I7N Datasheet - Page 304

no-image

EP3C16F256I7N

Manufacturer Part Number
EP3C16F256I7N
Description
Cyclone III
Manufacturer
Altera
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C16F256I7N
Manufacturer:
IR
Quantity:
14 520
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA31
Quantity:
214
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA
Quantity:
90
Part Number:
EP3C16F256I7N
Manufacturer:
XILINX
0
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C16F256I7N
0
Configuring Cyclone III Devices
Figure 10–22. Multi-Device FPP Configuration Using an External Host When Both Devices Receive
the Same Data
Notes to
(1)
(2)
(3)
(4)
10–68
Cyclone III Device Handbook, Volume 1
(MAX II Device or
Microprocessor)
External Host
The pull-up resistor should be connected to a supply that provides an acceptable input signal for all devices in the
chain. V
The nCEO pins of both devices can be left unconnected or used as user I/O pins when configuring the same
configuration data into multiple devices.
The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL[3..0],
refer to
All I/O inputs must maintain a maximum AC voltage of 4.1 V. The DATA[7..0] and DCLK has to fit the maximum
overshoot equation outlined in
ADDR
Figure
Memory
Table
CC
DATA[7..0]
should be high enough to meet the V
10–22:
10–12. Connect the MSEL pins directly to V
f
10k
V
CCIO
You can use a single configuration chain to configure Cyclone III devices
with other Altera devices that support FPP configuration. To ensure that
all devices in the chain complete configuration at the same time or that an
error flagged by one device initiates reconfiguration in all devices, tie all
of the device CONF_DONE and nSTATUS pins together.
For more information on configuring multiple Altera devices in the same
configuration chain, refer to Configuring Mixed Altera device Chains in the
Configuration Handbook.
FPP Configuration Timing
Figure 10–23
using a MAX II device as an external host.
(1) V
10k
“Configuration and JTAG Pin I/O Requirements” on page
CCIO
GND
(1)
shows the timing waveform for FPP configuration when
Buffers (4)
Cyclone III Device 1
CONF_DONE
nSTATUS
nCE
nCONFIG
DATA[7..0] (4)
DCLK (4)
IH
specification of the I/O on the device and the external host.
MSEL[3..0]
CCIO
nCEO
or GND.
(3)
N.C. (2)
GND
Altera Corporation-Preliminary
Cyclone III Device 2
nCONFIG
CONF_DONE
nSTATUS
nCE
DATA[7..0] (4)
DCLK (4)
10–13.
MSEL[3..0]
nCEO
March 2007
N.C. (2)
(3)

Related parts for EP3C16F256I7N