EP2AGX45DF29I5 Altera, EP2AGX45DF29I5 Datasheet - Page 256

no-image

EP2AGX45DF29I5

Manufacturer Part Number
EP2AGX45DF29I5
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX45DF29I5

Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX45DF29I5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX45DF29I5
Manufacturer:
ALTERA
0
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP2AGX45DF29I5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX45DF29I5N
0
8–16
Arria II Device Handbook Volume 1: Device Interfaces and Integration
Receiver Datapath Modes
Arria II devices support the following three receiver datapath modes:
Non-DPA
Non-DPA mode allows you to statically select the optimal phase between the
source-synchronous reference clock and the input serial data to compensate for any
skew between the two signals. The reference clock must be a differential signal.
Figure 8–13
registered at the rising or falling edge of the LVDS_diffioclk clock produced by the
PLL. You can select the rising/falling edge option using the ALTLVDS megafunction.
Both data realignment and deserializer blocks are clocked by the LVDS_diffioclk
clock.
For Arria II GX devices, you must perform PCB trace compensation to adjust the trace
length of each LVDS channel to improve the channel-to-channel skews when
interfacing with non-DPA receivers at data rate above 840 Mbps.
The Quartus II software Fitter Report panel reports the amount of delay you need to
add to each trace for the Arria II GX device. You can use the recommended trace delay
numbers published under the LVDS Transmitter/Receiver Package Skew
Compensation panel and manually compensate the skew on the PCB board trace to
reduce the channel-to-channel skews, thus meeting the timing budget between LVDS
channels.
“Non-DPA”
“DPA Mode”
“Soft CDR Mode”
shows the non-DPA datapath block diagram. Input serial data is
Chapter 8: High-Speed Differential I/O Interfaces and DPA in Arria II Devices
December 2010 Altera Corporation
Differential Receiver

Related parts for EP2AGX45DF29I5