EP2AGX45DF29I5 Altera, EP2AGX45DF29I5 Datasheet - Page 484
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP2AGX45DF29I5
Manufacturer Part Number
EP2AGX45DF29I5
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
Specifications of EP2AGX45DF29I5
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- Current page: 484 of 692
- Download datasheet (22Mb)
1–98
Table 1–28. ALTGX Megafunction Byte Ordering Block Ports for Arria II GX and GZ Devices
Table 1–29. ALTGX Megafunction RX Phase Compensation FIFO Ports for Arria II Devices
Table 1–30. ALTGX Megafunction Receiver PMA Ports for Arria II Devices (Part 1 of 2)
Arria II Device Handbook Volume 2: Transceivers
rx_enabyteord
rx_byteorderalignstatus
coreclkout
rx_coreclk
rx_clkout
tx_clkout
rx_dataout
rx_phase_comp_
fifo_error
rx_cruclk
rx_datain
rx_locktodata
Port Name
Port Name
Port Name
Table 1–28
megafunction.
Table 1–29
ALTGX megafunction.
Table 1–30
descriptions for the ALTGX megafunction.
Input/Output
Input/Output
Input/Output
Output
Output
Output
Input
Input
Input
Input
Input
Input
Input
Input
lists the byte ordering block port names and descriptions for the ALTGX
lists the RX phase compensation FIFO port names and descriptions for the
lists the receiver physical medium attachment (PMA) port names and
Clock from the CMU0 block of the associated transceiver block or the master
transceiver block for ×4 bonded or ×8 bonded channel configurations,
respectively. This is the default read and write clocks for those configurations.
Optional read clock port for the RX phase compensation FIFO. If not enabled,
the Quartus II software automatically selects
rx_clkout/tx_clkout/coreclkout as the read clock for the RX phase
compensation FIFO. If selected, you must drive this port with a clock that has 0
PPM difference with respect to the FIFO write clock.
Recovered clock from the receiver channel. This is the default read and write
clocks for the RX phase compensation FIFO in non-bonded configurations
without the rate-match FIFO.
Clock from the transmitter channel local clock divider. This is the default read
and write clocks for the RX phase compensation FIFO in non-bonded
configurations with the rate-match FIFO.
Parallel data output from the receiver to the FPGA fabric. The bus width
depends on the channel width multiplied by the number of channels per
instance.
RX phase compensation FIFO full or empty indicator. A high level indicates that
the RX phase compensation FIFO is either full or empty.
Asynchronous enable byte ordering control. The byte ordering block is
rising-edge sensitive to this signal. A low-to-high transition triggers the byte
ordering block to restart the byte ordering operation.
Byte ordering status indicator. A high level indicates that the byte ordering
block has detected the programmed byte ordering pattern in the LSByte of the
received data from the byte deserializer.
Input reference clock for the receiver CDR.
Receiver serial data input port.
Asynchronous receiver CDR LTD mode control signal. When asserted high, the
receiver CDR is forced to LTD mode. When de-asserted low, the receiver CDR
lock mode depends on the rx_locktorefclk signal level.
Chapter 1: Transceiver Architecture in Arria II Devices
Description
Description
Description
December 2010 Altera Corporation
Transceiver Port List
Related parts for EP2AGX45DF29I5
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: