EP2AGX45DF29I5 Altera, EP2AGX45DF29I5 Datasheet - Page 466
EP2AGX45DF29I5
Manufacturer Part Number
EP2AGX45DF29I5
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
Specifications of EP2AGX45DF29I5
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- Current page: 466 of 692
- Download datasheet (22Mb)
1–80
Arria II Device Handbook Volume 2: Transceivers
Figure 1–76
Figure 1–76. XAUI and XGMII Layers
The XGMII interface consists of four 8-bit lanes. At the transmit side of the XAUI
interface, the data and control characters are converted within the XGMII extender
sublayer (XGXS) into an 8B/10B encoded data stream. Each data stream is then
transmitted across a single differential pair running at 3.125 Gbps (3.75 Gbps for
HiGig/HiGig+). At the XAUI receiver, the incoming data is decoded and mapped
back to the 32-bit XGMII format. This provides a transparent extension of the physical
reach of the XGMII and also reduces the interface pin count.
XAUI functions as a self-managed interface because code group synchronization,
channel deskew, and clock domain decoupling are handled with no upper layer
support requirements. This functionality is based on the PCS code groups that are
used during the IPG time and idle periods.
Arria II GX and GZ transceivers configured in XAUI mode provide the following
protocol features:
■
■
■
■
■
■
XGMII-to-PCS code conversion at the transmitter—The 8B/10B encoder in the
Arria II GX and GZ transmitter datapath is controlled by a transmitter state
machine that maps various 8-bit XGMII codes to 10-bit PCS code groups. This
state machine complies with the IEEE P802.3ae PCS transmit source state diagram.
PCS-to-XGMII code conversion at the receiver—The 8B/10B decoder in the
Arria II GX and GZ receiver datapath is controlled by a XAUI receiver state
machine that converts received PCS code groups into specific 8-bit XGMII codes.
8B/10B encoding and decoding
IEEE P802.3ae-compliant synchronization state machine
±100 PPM clock rate compensation
Channel deskew of four lanes of the XAUI link
OSI Reference
Model Layers
Presentation
Application
Transport
Data Link
Network
Physical
Session
shows the relationships between the XGMII and XAUI layers.
Access/Collision Detect (CSMA/CD) Layers
(XAUI)
LAN Carrier Sense Multiple
Physical Layer Device
MAC (Optional)
XGMII Extended
XGMII Extended
Reconcilation
Higher Layers
10 Gbps
Medium
Sublayer
Sublayer
Chapter 1: Transceiver Architecture in Arria II Devices
MAC
LLC
10 Gigibit Media Independent Interface
10 Gigibit Attachment Unit Interface
10 Gigibit Media Independent Interface
Medium Dependant Interface
December 2010 Altera Corporation
Functional Modes
Related parts for EP2AGX45DF29I5
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: