MPC8313ECZQADDC Freescale Semiconductor, MPC8313ECZQADDC Datasheet - Page 733

• Manufacturer Part Number: MPC8313ECZQADDC
• Description: Microprocessors - MPU 8313 REV2.2 PB ENC EXT
• Manufacturer: Freescale Semiconductor

Specifications of MPC8313ECZQADDC

• Processor Series: MPC8313E
• Core: e300
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 133 MHz
• Program Memory Size: 16 KB
• Data Ram Size: 16 KB
• Interface Type: I2C
• Mounting Style: SMD/SMT
• Package / Case: PBGA
• Number Of Programmable I/os: 32
• Number Of Timers: 4

Freescale Semiconductor
0x2_43C0–
0x2_4344–
0x2_44400
0x2_433C RQFPR*—Receive queue filing table property register
0x2_438C RBPTR1*—RxBD pointer for ring 1
0x2_439C RBPTR3*—RxBD pointer for ring 3
0x2_43AC RBPTR5*—RxBD pointer for ring 5
0x2_43BC RBPTR7*—RxBD pointer for ring 7
0x2_440C RBASE1*—RxBD base address of ring 1
0x2_441C RBASE3*—RxBD base address of ring 3
0x2_442C RBASE5*—RxBD base address of ring 5
0x2_43A0 Reserved
0x2_43A4 RBPTR4*—RxBD pointer for ring 4
0x2_43A8 Reserved
0x2_43B0 Reserved
0x2_43B4 RBPTR6*—RxBD pointer for ring 6
0x2_43B8 Reserved
0x2_4334 RQFAR*—Receive queue filing table address register
0x2_4338 RQFCR*—Receive queue filing table control register
0x2_4340 MRBLR—Maximum receive buffer length register
0x2_4380
0x2_4380 RBDBPH*—Rx data buffer pointer high bits
0x2_4384 RBPTR0—RxBD pointer for ring 0
0x2_4388 Reserved
0x2_4390 Reserved
0x2_4394 RBPTR2*—RxBD pointer for ring 2
0x2_4398 Reserved
0x2_4404 RBASE0—RxBD base address of ring 0
0x2_4408 Reserved
0x2_4410 Reserved
0x2_4414 RBASE2*—RxBD base address of ring 2
0x2_4418 Reserved
0x2_4420 Reserved
0x2_4424 RBASE4*—RxBD base address of ring 4
0x2_4428 Reserved
eTSEC1
Offset
Reserved
Reserved
MPC8313E PowerQUICC™ II Pro Integrated Processor Family Reference Manual, Rev. 2
Table 15-4. Module Memory Map (continued)
Name
1
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Enhanced Three-Speed Ethernet Controllers
2
0x0000_0000
0x nnnn_nnnn
0x nnnn_nnnn
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
Reset
—
—
—
—
—
—
—
—
—
—
—
—
—
—
15.5.3.3.10/15-62
15.5.3.3.11/15-62
15.5.3.3.11/15-62
15.5.3.3.11/15-62
15.5.3.3.11/15-62
15.5.3.3.11/15-62
15.5.3.3.11/15-62
15.5.3.3.11/15-62
15.5.3.3.11/15-62
15.5.3.3.12/15-63
15.5.3.3.12/15-63
15.5.3.3.12/15-63
15.5.3.3.12/15-63
15.5.3.3.12/15-63
15.5.3.3.12/15-63
15.5.3.3.6/15-55
15.5.3.3.7/15-56
15.5.3.3.8/15-57
15.5.3.3.9/15-61
Section/Page
—
—
—
—
—
—
—
—
—
—
—
—
—
—
15-15