MC9S12NE64CPV Freescale Semiconductor, MC9S12NE64CPV Datasheet - Page 85

• Manufacturer Part Number: MC9S12NE64CPV
• Description: IC MCU 25MHZ ETHERNT/PHY 112LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of MC9S12NE64CPV

• Mfg Application Notes: MC9S12NE64 Integrated Ethernet Controller Implementing an Ethernet Interface with the MC9S12NE64 Web Server Development with MC9S12NE64 and Open TCP
• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: EBI/EMI, Ethernet, I²C, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.375 V ~ 3.465 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Data Bus Width: 16 bit
• Data Ram Size: 8 KB
• Interface Type: I2C, SCI, SPI
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 70
• Number Of Timers: 16 bit
• Operating Supply Voltage: - 0.3 V to + 3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 65 C
• On-chip Adc: 10 bit
• For Use With: EVB9S12NE64E - BOARD EVAL FOR 9S12NE64DEMO9S12NE64E - DEMO BOARD FOR 9S12NE64
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: No RoHS Version Available

All FDATAHI and FDATALO bits are readable but are not writable. After an array write as part of a
command write sequence, the FDATA registers will contain the data written. At the completion of a data
compress operation, the resulting 16-bit signature is stored in the FDATA registers. The data compression
signature is readable in the FDATA registers until a new command write sequence is started
2.3.2.12
This register is reserved for factory testing and is not accessible.
All bits read 0 and are not writable.
2.3.2.13
This register is reserved for factory testing and is not accessible.
All bits read 0 and are not writable.
2.3.2.14
This register is reserved for factory testing and is not accessible.
Freescale Semiconductor
Reset
Reset
Reset
W
W
W
R
R
R
RESERVED2
RESERVED3
RESERVED4
7
0
7
0
0
7
0
0
= Unimplemented or Reserved
= Unimplemented or Reserved
= Unimplemented or Reserved
6
0
6
0
0
6
0
0
Figure 2-16. Flash Data Low Register (FDATALO)
MC9S12NE64 Data Sheet, Rev. 1.1
5
0
5
0
0
5
0
0
Figure 2-17. RESERVED2
Figure 2-18. RESERVED3
4
0
4
0
0
4
0
0
FDATALO
3
0
3
0
0
3
0
0
2
0
2
0
0
2
0
0
Memory Map and Register Definition
1
0
1
0
0
1
0
0
.
0
0
0
0
0
0
0
0
85