IC 8051 MCU 64K FLASH 64TQFP

C8051F021-GQ

Manufacturer Part NumberC8051F021-GQ
DescriptionIC 8051 MCU 64K FLASH 64TQFP
ManufacturerSilicon Laboratories Inc
SeriesC8051F02x
C8051F021-GQ datasheets
 

Specifications of C8051F021-GQ

Program Memory TypeFLASHProgram Memory Size64KB (64K x 8)
Package / Case64-TQFP, 64-VQFPCore Processor8051
Core Size8-BitSpeed25MHz
ConnectivityEBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o32Ram Size4.25K x 8
Voltage - Supply (vcc/vdd)2.7 V ~ 3.6 VData ConvertersA/D 8x8b, 8x12b; D/A 2x12b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Processor SeriesC8051F0xCore8051
Data Bus Width8 bitData Ram Size4.25 KB
Interface TypeI2C/SMBus/SPI/UARTMaximum Clock Frequency25 MHz
Number Of Programmable I/os32Number Of Timers4
Operating Supply Voltage2.7 V to 3.6 VMaximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT3rd Party Development ToolsPK51, CA51, A51, ULINK2
Development Tools By SupplierC8051F020DKMinimum Operating Temperature- 40 C
On-chip Adc8-ch x 8-bit or 8-ch x 12-bitOn-chip Dac2-ch x 12-bit
No. Of I/o's32Ram Memory Size4352Byte
Cpu Speed25MHzNo. Of Timers5
No. Of Pwm Channels5Rohs CompliantYes
Data Rom Size64 KBA/d Bit Size12 bit
A/d Channels Available8Height1.05 mm
Length10 mmSupply Voltage (max)3.6 V
Supply Voltage (min)2.7 VWidth10 mm
Lead Free Status / RoHS StatusLead free / RoHS CompliantFor Use With336-1200 - DEV KIT FOR F020/F021/F022/F023
Eeprom Size-Other names336-1201
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 141
142
Page 142
143
Page 143
144
Page 144
145
Page 145
146
Page 146
147
Page 147
148
Page 148
149
Page 149
150
Page 150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
Page 141/272

Download datasheet (2Mb)Embed
PrevNext
Figure 15.1. FLASH Program Memory Map and Security Bytes
Read and Write/Erase Security Bits.
(Bit 7 is MSB.)
Bit
Memory Block
7
0xE000 - 0xFDFD
6
0xC000 - 0xDFFF
5
0xA000 - 0xBFFF
4
0x8000 - 0x9FFF
3
0x6000 - 0x7FFF
2
0x4000 - 0x5FFF
1
0x2000 - 0x3FFF
0
0x0000 - 0x1FFF
FLASH Read Lock Byte
Bits7-0: Each bit locks a corresponding block of memory. (Bit7 is MSB).
0: Read operations are locked (disabled) for corresponding block across the JTAG interface.
1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.
FLASH Write/Erase Lock Byte
Bits7-0: Each bit locks a corresponding block of memory.
0: Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.
1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.
NOTE: When the highest block is locked, the security bytes may be written but not erased.
FLASH access Limit Register (FLACL)
The content of this register is used as the high byte of the 16-bit software read limit address. This 16-
bit read limit address value is calculated as 0xNN00 where NN is replaced by content of this register
on reset. Software running at or above this address is prohibited from using the MOVX and MOVC
instructions to read, write, or erase FLASH locations below this address. Any attempts to read loca-
tions below this limit will return the value 0x00.
The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block contain-
ing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has
been locked. Important Note: The only means of removing a lock once set is to erase the entire program mem-
ory space by performing a JTAG erase operation (i.e. cannot be done in user firmware). Addressing either
security byte while performing a JTAG erase operation will automatically initiate erasure of the entire pro-
gram memory space (except for the reserved area). This erasure can only be performed via JTAG. If a non-
security byte in the 0xFBFF-0xFDFF page is addressed during the JTAG erasure, only that page (including the
security bytes) will be erased.
The FLASH Access Limit security feature (see Figure 15.1) protects proprietary program code and data from being
read by software running on the C8051F020/1/2/3. This feature provides support for OEMs that wish to program the
C8051F020/1/2/3
SFLE = 0
0xFFFF
Reserved
0xFE00
Read Lock Byte
0xFDFF
Write/Erase Lock Byte
0xFDFE
0xFDFD
Program/Data
Memory Space
Software Read Limit
0x0000
Rev. 1.4
SFLE = 1
0x007F
Scratchpad Memory
(Data only)
0x0000
141