IC 8051 MCU 64K FLASH 64TQFP

C8051F021-GQ

Manufacturer Part NumberC8051F021-GQ
DescriptionIC 8051 MCU 64K FLASH 64TQFP
ManufacturerSilicon Laboratories Inc
SeriesC8051F02x
C8051F021-GQ datasheets
 


Specifications of C8051F021-GQ

Program Memory TypeFLASHProgram Memory Size64KB (64K x 8)
Package / Case64-TQFP, 64-VQFPCore Processor8051
Core Size8-BitSpeed25MHz
ConnectivityEBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o32Ram Size4.25K x 8
Voltage - Supply (vcc/vdd)2.7 V ~ 3.6 VData ConvertersA/D 8x8b, 8x12b; D/A 2x12b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Processor SeriesC8051F0xCore8051
Data Bus Width8 bitData Ram Size4.25 KB
Interface TypeI2C/SMBus/SPI/UARTMaximum Clock Frequency25 MHz
Number Of Programmable I/os32Number Of Timers4
Operating Supply Voltage2.7 V to 3.6 VMaximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT3rd Party Development ToolsPK51, CA51, A51, ULINK2
Development Tools By SupplierC8051F020DKMinimum Operating Temperature- 40 C
On-chip Adc8-ch x 8-bit or 8-ch x 12-bitOn-chip Dac2-ch x 12-bit
No. Of I/o's32Ram Memory Size4352Byte
Cpu Speed25MHzNo. Of Timers5
No. Of Pwm Channels5Rohs CompliantYes
Data Rom Size64 KBA/d Bit Size12 bit
A/d Channels Available8Height1.05 mm
Length10 mmSupply Voltage (max)3.6 V
Supply Voltage (min)2.7 VWidth10 mm
Lead Free Status / RoHS StatusLead free / RoHS CompliantFor Use With336-1200 - DEV KIT FOR F020/F021/F022/F023
Eeprom Size-Other names336-1201
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
Page 261
262
Page 262
263
Page 263
264
Page 264
265
Page 265
266
Page 266
267
Page 267
268
Page 268
269
Page 269
270
Page 270
271
272
Page 266/272

Download datasheet (2Mb)Embed
PrevNext
C8051F020/1/2/3
24.1. Boundary Scan
The DR in the Boundary Scan path is an 134-bit shift register. The Boundary DR provides control and observability
of all the device pins as well as the SFR bus and Weak Pullup feature via the EXTEST and SAMPLE commands.
Table 24.1. Boundary Data Register Bit Definitions
EXTEST provides access to both capture and update actions, while Sample only performs a capture.
Bit
Action
Target
0
Capture
Reset Enable from MCU (C8051F021/3 devices)
Update
Reset Enable to /RST pin (C8051F021/3 devices)
1
Capture
Reset input from /RST pin (C8051F021/3 devices)
Update
Reset output to /RST pin (C8051F021/3 devices)
2
Capture
Reset Enable from MCU (C8051F020/2 devices)
Update
Reset Enable to /RST pin (C8051F020/2 devices)
3
Capture
Reset input from /RST pin (C8051F020/2 devices)
Update
Reset output to /RST pin (C8051F020/2 devices)
4
Capture
External Clock from XTAL1 pin
Update
Not used
5
Capture
Weak pullup enable from MCU
Update
Weak pullup enable to Port Pins
6, 8, 10, 12, 14, 16,
Capture
P0.n output enable from MCU (e.g. Bit6=P0.0, Bit8=P0.1, etc.)
18, 20
Update
P0.n output enable to pin (e.g. Bit6=P0.0oe, Bit8=P0.1oe, etc.)
7, 9, 11, 13, 15, 17,
Capture
P0.n input from pin (e.g. Bit7=P0.0, Bit9=P0.1, etc.)
19, 21
Update
P0.n output to pin (e.g. Bit7=P0.0, Bit9=P0.1, etc.)
22, 24, 26, 28, 30,
Capture
P1.n output enable from MCU
32, 34, 36
Update
P1.n output enable to pin
23, 25, 27, 29, 31,
Capture
P1.n input from pin
33, 35, 37
Update
P1.n output to pin
38, 40, 42, 44, 46,
Capture
P2.n output enable from MCU
48, 50, 52
Update
P2.n output enable to pin
39, 41, 43, 45, 47,
Capture
P2.n input from pin
49, 51, 53
Update
P2.n output to pin
54, 56, 58, 60, 62,
Capture
P3.n output enable from MCU
64, 66, 68
Update
P3.n output enable to pin
55, 57, 59, 61, 63,
Capture
P3.n input from pin
65, 67, 69
Update
P3.n output to pin
70, 72, 74, 76, 78,
Capture
P4.n output enable from MCU
80, 82, 84
Update
P4.n output enable to pin
71, 73, 75, 77, 79,
Capture
P4.n input from pin
81, 83, 85
Update
P4.n output to pin
86, 88, 90, 92, 94,
Capture
P5.n output enable from MCU
96, 98, 100
Update
P5.n output enable to pin
87, 89, 91, 93, 95,
Capture
P5.n input from pin
97, 99, 101
Update
P5.n output to pin
102, 104, 106, 108,
Capture
P6.n output enable from MCU
110, 112, 114, 116
Update
P6.n output enable to pin
103, 105, 107, 109,
Capture
P6.n input from pin
111, 113, 115, 117
Update
P6.n output to pin
266
Rev. 1.4