EP3SE50F780I3N Altera, EP3SE50F780I3N Datasheet - Page 263
EP3SE50F780I3N
Manufacturer Part Number
EP3SE50F780I3N
Description
Stratix III
Manufacturer
Altera
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
Quantity:
540
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 263 of 904
- Download datasheet (13Mb)
Figure 7–29. Stratix III mini-LVDS I/O Standard Termination
Note to
(1)
Altera Corporation
November 2007
Termination
Termination
On-Board
External
OCT
The R
Figure
S
and R
7–29:
Transmitter
Transmitter
P
f
values are pending characterization.
One-Resistor Network (mini-LVDS_E_1R)
≤1 inch
≤1 inch
For more information the RSDS I/O standard, refer to the RSDS
Specification from the National Semiconductor web site at
www.national.com.
mini-LVDS
Stratix III devices support the mini-LVDS output standard with a data
rate up to 340 Mbps using LVDS output buffer types. For transmitters,
use the two single-ended output buffers with the external one- or
three-resistor network, as shown in
topology is for a data rate of up to 200 Mbps. The three-resistor topology
is for a data rate of higher than 200 Mbps. The row I/O banks support
mini-LVDS output using dedicated LVDS output buffers without an
external resistor network.
A resistor network is required to attenuate the LVDS output voltage
swing to meet the mini-LVDS specifications. You can modify the
three-resistor network values to reduce power or improve the noise
margin. The resistor values chosen should satisfy the following equation:
R
R
P
P
50 Ω
50 Ω
50 Ω
50 Ω
100 Ω
100 Ω
Stratix III OCT
Receiver
Receiver
Note (1)
Transmitter
Transmitter
Figure
Stratix III Device Handbook, Volume 1
Three-Resistor Network (mini-LVDS_E_3R)
R S
R S
≤1 inch
≤
R S
R S
1 inch
7–29. The one-resistor
R
P
Stratix III Device I/O Features
R
P
50 Ω
50 Ω
50 Ω
50 Ω
100 Ω
100
Ω
Stratix III OCT
Receiver
Receiver
7–45
Related parts for EP3SE50F780I3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: