PEF20550HV2.1XT Infineon Technologies, PEF20550HV2.1XT Datasheet - Page 237

no-image

PEF20550HV2.1XT

Manufacturer Part Number
PEF20550HV2.1XT
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEF20550HV2.1XT

Lead Free Status / Rohs Status
Compliant
CFI Sub-Timeslot Position CSCR
If a timeslot assignment is programmed in the control memory (CM), the used control
memory code defines the channel bandwidth and the subchannel position at the PCM
interface (refer to chapter 5.4.2). The subchannel position at the configurable interface
however is defined on a per port basis in the Configurable interface SubChannel
Register CSCR.
The subchannel control bits SC#1 … SC#0 specify separately for each logical port the
bit positions to be exchanged with the data memory (DM) when a connection with a
channel bandwidth as defined by the CM code has been established:
Table 36
Subchannel Positions at the CFI
SC#1
0
0
1
1
Table 37 shows the effect of the different subchannel control bits SC#1 … SC#0 on the
CFI ports in each CFI mode:
Table 37
Correlation between the Subchannel Cntrol Bits and the CFI Ports
SC#1
SC01
SC11
SC21
SC31
Note: In CFI mode 1:SC21 = SC01; SC20 = SC00; SC31 = SC11; SC30 = SC10
If for example at CFI port 1 a 16 kBit/s channel shall be switched to (or from) a CFI bit
position 5 … 4 from (or to) any 2 bit sub-timeslot position at the PCM interface, a CM
code defining a channel bandwidth of 16 kBit/s and defining the subchannel position at
the PCM interface must be written to the CM code field of the involved 8 bit CFI timeslot
(i.e. 0111, 0110, 0101 or 0100). In order to insert (or extract) bit positions 5 … 4 of the
selected 8 bit CFI timeslot, SC11 … SC10 have to be set to 01. Once fixed to this value,
all timeslot connections programmed on CFI port 1 are performed on bits 7 … 0 for
Semiconductor Group
In CFI mode 2:SC31 = SC21 = SC11 = SC01; SC30 = SC20 = SC10 = SC00
SC#0
0
1
0
1
SC#0
SC00
SC10
SC20
SC30
64 kBit/s
7 … 0
7 … 0
7 … 0
7 … 0
Bit Positions for CFI Subchannels Having a Bandwidth of
0
port 0
port 1
port 2
port 3
1
port 0
port 1
see note
see note
237
32 kBit/s
7 … 4
3 … 0
7 … 4
3 … 0
CFI Mode
2
port
see note
see note
see note
16 kBit/s
7 … 6
5 … 4
3 … 2
1 … 0
Application Hints
3
ports 0 and 4
ports 1 and 5
ports 2 and 6
ports 3 and 7
PEB 20550
PEF 20550
01.96

Related parts for PEF20550HV2.1XT