PEF20550HV2.1XT Infineon Technologies, PEF20550HV2.1XT Datasheet - Page 92

no-image

PEF20550HV2.1XT

Manufacturer Part Number
PEF20550HV2.1XT
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEF20550HV2.1XT

Lead Free Status / Rohs Status
Compliant
read from and written to normally.
Chapter 2.2.4 provides a functional description of the reset logic.
3.5
The EPIC-1 component of the ELIC is principally an intelligent switch of PCM-data
between two serial interfaces, the system interface (PCM-interface) and the configurable
interface (CFI). Up to 128 channels per direction can be switched dynamically between
the CFI and the PCM-interfaces. The EPIC-1 performs non-blocking space and time
switching for these channels which may have a bandwidth of 16, 32 or 64 kbit/s.
Both interfaces can be programmed to operate at different data rates of up to 8192 kbit/
s. The PCM-interface consists of up to four duplex ports with a tristate control signal for
each output line. The configurable interface can be selected to provide either four duplex
ports or 8 bi-directional (I/O) ports.
The configurable interface incorporates a control block (layer-1 buffer) which allows the
(Subscriber Line Data) interface. The EPIC-1 can handle the layer-1 functions buffering
the C/I and monitor channels for IOM compatible devices and the feature control and
signaling channels for SLD compatible devices. One major application of the EPIC-1 is
therefore as line card controller on digital and analog line cards. The layer-1 and codec
devices are connected to the CFI, which is then configured to operate as, IOM-2, SLD
or multiplexed IOM-1 interface.
The configurable interface of the EPIC-1 can also be configured as plain PCM-interface
i.e. without IOM- or SLD-frame structure. Since it’s possible to operate the two serial
interfaces at different data rates, the EPIC-1 can then be used to adapt two different
PCM- systems.
The EPIC-1 can handle up to 32 ISDN-subscribers with their 2B + D channel structure
or up to 64 analog subscribers with their 1B channel structure in IOM-configuration. In
SLD- configuration up to 16 analog subscribers can be accommodated.
The system interface is used for the connection to a PCM-back plane. On a typical digital
line card, the EPIC-1 switches the ISDN B-channels and, if required, also the D-channels
3.4
After power-up the ELIC is locked in the "resetting" state. Neither read not write
accesses are possible while the ELIC is resetting.
There are two ways to release the ELIC into the operational/programmable state:
On being released from the "resetting" state, the ELIC has completed a reset. Its
registers and FIFOs now hold the reset values described in chapter 4.1, and can be
Semiconductor Group
P to gain access to the control channels of an IOM- (ISDN-Oriented Modular) or SLD-
a) With an active PDC, 8 PFS-cycles release the ELIC from the "resetting state".
b) With an active PDC, a RESEX-pulse of at least 4 PDC-clock periods also releases
the ELIC from the "resetting" state.
Reset
EPIC
®
-1 Operation
92
Operational Description
PEB 20550
PEF 20550
01.96

Related parts for PEF20550HV2.1XT