PEF20550HV2.1XT Infineon Technologies, PEF20550HV2.1XT Datasheet - Page 88
PEF20550HV2.1XT
Manufacturer Part Number
PEF20550HV2.1XT
Description
Manufacturer
Infineon Technologies
Datasheet
1.PEF20550HV2.1XT.pdf
(407 pages)
Specifications of PEF20550HV2.1XT
Lead Free Status / Rohs Status
Compliant
- Current page: 88 of 407
- Download datasheet (2Mb)
has to be greater then the maximum delay
For the QUAT-S a value of 0 is recommended for the suspend counter (register SCV).
For the OCTAT-P it is recommended to program
See the following diagram:
selector of the arbiter is used.
The arbiter state machine can be disabled because the QUAT-S offers a self arbitration
mechanism between several S
OR connection between the different E-channels. As a result, the arbitration function
does not add additional delays. This means that the priority management on the S
(two classes) still may be used, allowing the mixture of signaling and packet data.
Nevertheless, it still can make sense to use the ELIC arbiter in this configuration. The
advantage of using the arbiter is, that if one terminal fails the others will not be blocked.
In order to avoid such a locking situation the time
plus the delay
Figure 45
2.2.8.4 D-Channel Arbiter Co-operating with QUAT-S Circuits
When D-channel multiplexing is used on a S
Semiconductor Group
HDLC Frame
From Terminal
At the Arbiter
Control Channel
Passes
D-Channel Arbiter States
Note: If the full selection counter value (AMO : FCC4...0) is not changed from its reset value 00 ,
then the D-channel arbiter (ASM) skips the state "Limited Selection".
"Available"
"Blocked"
FS = Full Selection
LS = Limited Selection
RF = Receive Frame
EF = Expect Frame
t
DCDU
1. Frame
.
End
t
DCDU
RF
Start
0
-buses. This feature is implemented by building a wired
t
t
t
t
DFS
DFS min.
DCDU
CCDD
t
LS FS
DFS
2. Frame
= Delay for Switch to "Full Selection" (Value in AMO)
= Min. Delay for not Locking Condition I
= D-Channel Delay Upstream
= Control Channel Delay Downstream
t
CCDD
88
t
CCDD
t
t
DFS min.
CCDD
Abort
0
-bus line card, only the transmit channel
EF + RF
(for the case "available"
Start
t
DFS
SCV=0 if one terminal is used.
SCV=1 in the case of 2 terminals
t
DCDU
min. (value in the AMO-register)
2. Frame
t
LS
DFS
Functional Description
H
t
CCDD
FS + EF
t
CCDD
Abort Start
PEB 20550
PEF 20550
"blocked")
ITD05842
0
01.96
-bus
Related parts for PEF20550HV2.1XT
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Extended Line Card Interface Controller Elic
Manufacturer:
Infineon Technologies Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
16-bit microcontroller with 2x2 KByte RAM
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
NPN silicon RF transistor
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
Si-MMIC-amplifier in SIEGET 25-technologie
Manufacturer:
Infineon Technologies AG
Datasheet:
Part Number:
Description:
IGBT Power Module
Manufacturer:
Infineon Technologies AG
Datasheet: