AT86RF212 Atmel Corporation, AT86RF212 Datasheet - Page 120

• Manufacturer Part Number: AT86RF212
• Manufacturer: Atmel Corporation

Specifications of AT86RF212

• Max. Operating Frequency: 0 MHz
• Crypto Engine: AES
• Operating Voltage (vcc): 1.8 to 3.6
• Frequency Band: 700/800/900MHz
• Max Data Rate (mb/s): 1
• Antenna Diversity: No
• External Pa Control: Yes
• Power Output (dbm): 10
• Receiver Sensitivity (dbm): -110
• Receive Current Consumption (ma): 9.0
• Transmit Current Consumption (ma): 18 at 5dBm
• Link Budget (dbm): 120

7.7.5 Clock Jitter
7.7.6 Register Description
120
AT86RF212
AT86RF212 provides receiver sensitivities up to -110 dBm. Detection of such small RF
signals requires very clean scenarios with respect to noise and interference. Harmonics
of digital signals may degrade the performance if they interfere with the wanted RF
signal. A small clock jitter of digital signals can spread harmonics over a wider
frequency range, thus reducing the power of certain spectral lines. AT86RF212
provides such a clock jitter as an optional feature. The jitter module is working for the
receiver part and all I/O signals, e.g. CLKM if enabled. The transmitter part and RF
frequency generation are not influenced.
Register 0x03 (TRX_CTRL_0):
Table 7-27. Register 0x03 (TRX_CTRL_0)
The TRX_CTRL_0 register controls the drive current of the digital outputs and the
CLKM clock rate. It is recommended using the lowest value for the drive current to
reduce the current consumption and the emission of signal harmonics.
• Bit 7:6 – PAD_IO
Refer to section 2.2.2.3.
• Bit 5:4 – PAD_IO_CLKM
These register bits set the output driver strength of pin CLKM. It is recommended to
reduce the driver strength to 2 mA (PAD_IO_CLKM = 0) if possible. This reduces power
consumption and spurious emissions.
Table 7-28. CLKM Driver Strength
• Bit 3 – CLKM_SHA_SEL
The register bit CLKM_SHA_SEL defines whether a new clock rate (defined by
CLKM_CTRL) is set immediately or gets effective after the next SLEEP cycle.
Bit
Name
Read/Write
Reset Value
Bit
Name
Read/Write
Reset Value
Register Bits
PAD_IO_CLKM
7
PAD_IO[1]
R/W
0
3
CLKM_SHA_SEL
R/W
1
Value
0
1
2
3
6
PAD_IO[0]
R/W
0
2
CLKM_CTRL[2]
R/W
0
Description
2 mA
4 mA
6 mA
8 mA
5
PAD_IO_CLKM[1]
R/W
0
1
CLKM_CTRL[1]
R/W
0
8168C-MCU Wireless-02/10
4
PAD_IO_CLKM[0]
R/W
1
0
CLKM_CTRL[0]
R/W
1