AT86RF212 Atmel Corporation, AT86RF212 Datasheet - Page 92

no-image

AT86RF212

Manufacturer Part Number
AT86RF212
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT86RF212

Max. Operating Frequency
0 MHz
Crypto Engine
AES
Operating Voltage (vcc)
1.8 to 3.6
Frequency Band
700/800/900MHz
Max Data Rate (mb/s)
1
Antenna Diversity
No
External Pa Control
Yes
Power Output (dbm)
10
Receiver Sensitivity (dbm)
-110
Receive Current Consumption (ma)
9.0
Transmit Current Consumption (ma)
18 at 5dBm
Link Budget (dbm)
120

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT86RF212-ZU
Manufacturer:
HITTITE
Quantity:
5 000
Part Number:
AT86RF212-ZU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT86RF212-ZUR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT86RF212B-ZU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
AT86RF212B-ZUR
Quantity:
3 320
7 Module Description
7.1 Physical Layer Modes
7.1.1 Spreading, Modulation, and Pulse Shaping
92
AT86RF212
The AT86RF212 supports various physical layer (PHY) modes independent of the RF
channel selection. Symbol mapping along with chip spreading, modulation, and pulse
shaping is part of the digital base band processor, see Figure 7-1.
Figure 7-1. Base Band Transmitter Architecture
The combination of spreading, modulation, and pulse shaping are restricted to several
combinations as shown in Table 7-1.
The AT86RF212 is fully compliant to the IEEE 802.15.4 low data rate modes of 20
kbit/s or 40 kbit/s, employing binary phase-shift keying (BPSK) and spreading with a
fixed chip rate of 300 kchip/s or 600 kchip/s, respectively. The symbol rate is 20
ksymbol/s or 40 ksymbol/s, respectively. In both cases, pulse shaping is approximating
a raised cosine filter with roll-off factor 1.0 (RC-1.0).
For optional data rates according to IEEE 802.15.4-2006, offset quadrature phase-shift
keying (O-QPSK) is supported by the AT86RF212 with a fixed chip rate of either 400
kchip/s or 1000 kchip/s.
At a chip rate of 400 kchip/s, pulse shaping is always a combination of both, half-sine
shaping (SIN) and raised cosine filtering with roll-off factor 0.2 (RC-0.2) according to
IEEE 802.15.4-2006 for the 868.3 MHz band. At a chip rate of 1000 kchip/s, pulse
shaping is either half-sine filtering (SIN) as specified in IEEE 802.15.4-2006 [2], or,
alternatively, raised cosine filtering with roll-off factor 0.8 (RC-0.8) as specified in IEEE
802.15.4c-2009 [3].
For O-QPSK, the AT86RF212 supports spreading according to IEEE 802.15.4-2006
with data rates of either 100 kbit/s or 250 kbit/s depending on the chip rate, leading to a
symbol rate of either 25 ksymbol/s or 62.5 ksymbol/s, respectively.
Additionally, the AT86RF212 supports two more spreading codes for O-QPSK with
shortened code lengths. This leads to higher but non IEEE 802.15.4-2006 compliant
data rates during the PSDU part of the frame with 200, 400, 500, and 1000 kbit/s. The
proprietary High Data Rate Modes are outlined in more detail in section 7.1.4.
Table 7-1. Modulation and Pulse Shaping
Modulation
BPSK
O-QPSK
Chip Rate
[kchip/s]
1000
300
600
400
Supported Data
Header [kbit/s]
Rate for PPDU
100
250
20
40
Supported Data
Rates for PSDU
250, 500, 1000
100, 200, 400
[kbit/s]
20
40
8168C-MCU Wireless-02/10
Pulse Shaping
RC-1.0
RC-1.0
SIN and RC-0.2
SIN or RC-0.8

Related parts for AT86RF212