AT86RF212 Atmel Corporation, AT86RF212 Datasheet - Page 94

no-image

AT86RF212

Manufacturer Part Number
AT86RF212
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT86RF212

Max. Operating Frequency
0 MHz
Crypto Engine
AES
Operating Voltage (vcc)
1.8 to 3.6
Frequency Band
700/800/900MHz
Max Data Rate (mb/s)
1
Antenna Diversity
No
External Pa Control
Yes
Power Output (dbm)
10
Receiver Sensitivity (dbm)
-110
Receive Current Consumption (ma)
9.0
Transmit Current Consumption (ma)
18 at 5dBm
Link Budget (dbm)
120

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT86RF212-ZU
Manufacturer:
HITTITE
Quantity:
5 000
Part Number:
AT86RF212-ZU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT86RF212-ZUR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT86RF212B-ZU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
AT86RF212B-ZUR
Quantity:
3 320
7.1.4.3 High Date Rate Mode Options
94
AT86RF212
Figure 7-2. High Date Rate Frame Structure
Due to the overhead caused by the PPDU header and the FCS, the effective data rate
is less than the selected data rate, depending on the length of the PSDU. A graphical
representation of the effective data rate is shown in Figure 7-3.
Figure 7-3. Effective Data Rate of the O-QPSK Modes
Consequently, high data rate transmission is useful for large PSDU lengths due to the
higher effective data rate, or in order to reduce the power consumption of the system.
Reduced Acknowledgment Time
If register bit AACK_ACK_TIME (register 0x17, XAH_CTRL_1) is set, the
acknowledgment time is reduced to the duration of 2 symbol periods for 200 and 400
kbit/s, and to 3 symbol periods for 500 and 1000 kbit/s, refer to Table 5-24. Otherwise, it
defaults to 12 symbol periods according to IEEE 802.15.4.
Receiver Sensitivity Control
The different data rates between PPDU header (SHR and PHR) and PHY payload
(PSDU) cause a different sensitivity between header and payload. This can be adjusted
by defining sensitivity threshold levels of the receiver. With a sensitivity threshold level
set, the AT86RF212 does not synchronize to frames with an RSSI level below that
threshold. Refer to section 7.2.3 for a configuration of the sensitivity threshold with
register 0x15 (RX_SYN).
900
800
700
600
500
400
300
200
100
0
0
250 kbit/s
500 kbit/s
20
1000 kbit/s
40
400 kbit/s
PSDU length in octets
Netto bit rate B
60
200 kbit/s
80
100 kbit/s
100
8168C-MCU Wireless-02/10
120

Related parts for AT86RF212