AT86RF212 Atmel Corporation, AT86RF212 Datasheet - Page 26

• Manufacturer Part Number: AT86RF212
• Manufacturer: Atmel Corporation

Specifications of AT86RF212

• Max. Operating Frequency: 0 MHz
• Crypto Engine: AES
• Operating Voltage (vcc): 1.8 to 3.6
• Frequency Band: 700/800/900MHz
• Max Data Rate (mb/s): 1
• Antenna Diversity: No
• External Pa Control: Yes
• Power Output (dbm): 10
• Receiver Sensitivity (dbm): -110
• Receive Current Consumption (ma): 9.0
• Transmit Current Consumption (ma): 18 at 5dBm
• Link Budget (dbm): 120

4.7.2 Register Description
26
AT86RF212
The interrupt IRQ_4 has two meanings, depending on the current radio transceiver
state; refer to register 0x01 (TRX_STATUS). After P_ON, SLEEP, or RESET, the radio
transceiver issues an interrupt IRQ_4 (AWAKE_END) when it enters state TRX_OFF.
The second meaning is only valid for receive states. If the microcontroller initiates an
ED or CCA measurement, the completion of the measurement is indicated by interrupt
IRQ_4 (CCA_ED_DONE); refer to sections 6.5.4 and 6.6.4 for details.
After P_ON or RESET, all interrupts are disabled. During radio transceiver initialization,
it is recommended to enable IRQ_4 (AWAKE_END) to be notified once the TRX_OFF
state is entered. Note that AWAKE_END interrupt can usually not be seen when the
transceiver enters TRX_OFF state after RESET, because register 0x0E (IRQ_MASK) is
reset to mask all interrupts. In this case, state TRX_OFF is normally entered before the
microcontroller could modify the register.
The interrupt handling in Extended Operating Mode is described in section 5.2.5.
If register bit IRQ_MASK_MODE (register 0x04, TRX_CTRL_1) is set, an interrupt
event can be read from IRQ_STATUS register, even if the interrupt itself is masked;
refer to Figure 4-18. However, in that case no timing information for this interrupt is
provided.
The IRQ pin polarity can be configured with register bit IRQ_POLARITY (register 0x04,
TRX_CTRL_1). The default behavior is active high, which means that pin IRQ = H
issues an interrupt request.
If the Frame Buffer Empty Indicator is enabled during Frame Buffer read access, the
IRQ pin has an alternative functionality; refer to section 9.6 for details.
A solution to monitor the IRQ_STATUS register (without clearing it) is described in
section 4.4.
Register 0x0E (IRQ_MASK):
The IRQ_MASK register is used to enable or disable individual interrupts. An interrupt is
enabled if the corresponding bit is set to 1. All interrupts are disabled after power up
sequence (P_ON state) or reset (RESET state).
Table 4-16. Register 0x0E (IRQ_MASK)
If an interrupt is enabled, it is recommended to read the interrupt status register 0x0F
(IRQ_STATUS) first to clear the history.
Bit
Name
Read/Write
Reset Value
Bit
Name
Read/Write
Reset Value
7
MASK_BAT_LOW
R/W
0
3
MASK_TRX_END
R/W
0
6
MASK_TRX_UR
R/W
0
2
MASK_RX_START
R/W
0
5
MASK_AMI
R/W
0
1
MASK_
PLL_UNLOCK
R/W
0
8168C-MCU Wireless-02/10
4
MASK_
CCA_ED_DONE
R/W
0
0
MASK_PLL_LOCK
R/W
0