AT86RF212 Atmel Corporation, AT86RF212 Datasheet - Page 64

no-image

AT86RF212

Manufacturer Part Number
AT86RF212
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT86RF212

Max. Operating Frequency
0 MHz
Crypto Engine
AES
Operating Voltage (vcc)
1.8 to 3.6
Frequency Band
700/800/900MHz
Max Data Rate (mb/s)
1
Antenna Diversity
No
External Pa Control
Yes
Power Output (dbm)
10
Receiver Sensitivity (dbm)
-110
Receive Current Consumption (ma)
9.0
Transmit Current Consumption (ma)
18 at 5dBm
Link Budget (dbm)
120

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT86RF212-ZU
Manufacturer:
HITTITE
Quantity:
5 000
Part Number:
AT86RF212-ZU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT86RF212-ZUR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT86RF212B-ZU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
AT86RF212B-ZUR
Quantity:
3 320
64
AT86RF212
• Bit 7:4 – MAX_FRAME_RETRIES
The setting of MAX_FRAME_RETRIES specifies the number of attempts in TX_ARET
mode to automatically retransmit a frame when it was not acknowledged by the
recipient.
• Bit 3:1 – MAX_CSMA_RETRIES
MAX_CSMA_RETRIES specifies the number of retries in TX_ARET mode to repeat the
CSMA-CA
IEEE 802.15.4, the valid range of MAX_CSMA_RETRIES is [0, 1, … , 5].
A value of MAX_CSMA_RETRIES = 7 initiates an immediate frame transmission
without performing CSMA-CA. No retry is performed. This may especially be required
for slotted acknowledgement operation. MAX_CSMA_RETRIES = 6 is reserved.
• Bit 0 – SLOTTED_OPERATION
If set, register bit SLOTTED_OPERATION enables RX_AACK acknowledgment
generation in slotted operation mode, refer to section 5.2.3.5.
Using RX_AACK mode in networks operating in beacon or slotted mode (refer to
IEEE 802.15.4-2006, section 5.5.1), register bit SLOTTED_OPERATION indicates that
acknowledgement frames are to be sent on backoff slot boundaries (slotted
acknowledgement).
If this register bit is set, the acknowledgement frame transmission is initiated by the
microcontroller using the rising edge of pin 11 (SLP_TR).
Register 0x2D (CSMA_SEED_0):
The CSMA_SEED_0 register is a control register for TX_ARET and contains a part of
the CSMA seed for the CSMA-CA algorithm.
Table 5-26. Register 0x2D (CSMA_SEED_0)
• Bit 7:0 – CSMA_SEED
This register contains the lower 8 bit of the CSMA_SEED, i.e. bits [7:0]. The higher 3 bit
are
CSMA_SEED is the seed for the random number generation that determines the length
of the backoff period in the CSMA-CA algorithm.
It is recommended to initialize registers CSMA_SEED with random values. This can be
done using register bits RND_VALUE (register 0x06, PHY_RSSI), refer to section 9.2.
The content of register CSMA_SEED_0/1 initializes the TX_ARET random backoff
generator after wakeup from SLEEP state. It is recommended to reinitialize both
registers before every SLEEP state with a random value.
Bit
Name
Read/Write
Reset Value
Bit
Name
Read/Write
Reset Value
part
of
procedure
3
1
7
1
register
6
1
before
bits
MAX_CSMA_RETRIES[2:0]
CSMA_SEED_1
2
0
5
1
the
R/W
transaction
4
0
CSMA_SEED[7:0]
R/W
(register
1
0
3
1
gets
cancelled.
2
0
0x2E,
8168C-MCU Wireless-02/10
0
SLOTTED_OPERATION
R/W
0
CSMA_SEED_1).
1
1
According
0
0
to

Related parts for AT86RF212