MPC8572DS Freescale Semiconductor, MPC8572DS Datasheet - Page 5

• Manufacturer Part Number: MPC8572DS
• Description: KIT MPU POWERQUICC III
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8572DS

• Contents: Board
• Data Rate: 10 Mbps to 100 Mbps
• Memory Type: Flash, DDR, DDR2, DDR3, SDRAM
• Interface Type: I2C, Ethernet
• Operating Voltage: 3.3 V
• Data Bus Width: 32 bit
• Product: Development Tools
• Silicon Manufacturer: Freescale
• Core Architecture: Power Architecture
• Core Sub-architecture: PowerQUICC
• Silicon Core Number: MPC85xx
• Silicon Family Name: PowerQUICC III
• Rohs Compliant: Yes
• For Use With/related Products: MPC8572E
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Freescale Semiconductor
•
•
•
•
•
— Stateful rule engine enables hardware execution of state-aware logic when a pattern is found
— Deflate engine
Two Table Lookup Units (TLU)
— Hardware-based lookup engine offloads table searches from e500 cores
— Longest prefix match, exact match, chained hash, and flat data table formats
— Up to 32 tables, with each table up to 16M entries
— 32-, 64-, 96-, or 128-bit keys
Two I
— Two-wire interface
— Multiple master support
— Master or slave I
— On-chip digital filtering rejects spikes on the bus
Boot sequencer
— Optionally loads configuration data from serial ROM at reset the I
— Can be used to initialize configuration registers and/or memory
— Supports extended I
— Data integrity checked with preamble signature and CRC
DUART
— Two 4-wire interfaces (SIN, SOUT, RTS, CTS)
— Programming model compatible with the original 16450 UART and the PC16550D
Enhanced local bus controller (eLBC)
— Multiplexed 32-bit address and data bus operating at up to 150 MHz
— Eight chip selects support eight external slaves
— Up to 8-beat burst transfers
— The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller.
– Fast pattern database compilation and fast incremental updates
– 16000 patterns, each up to 128 bytes in length
– Patterns can be split into 256 sets, each of which can contain 16 subsets
– Useful for contextual searches, multi-pattern signatures, or for performing additional checks
– Capable of capturing and utilizing data from the data stream (such as LENGTH field) and
– 8192 stateful rules
– Supports decompression of DEFLATE compression format including zlib and gzip
– Can work independently or in conjunction with the Pattern Matching Engine (that is
2
after a pattern is found
using that information in subsequent pattern searches (for example, positive match only if
pattern is detected within the number of bytes specified in the LENGTH field)
decompressed data can be passed directly to the Pattern Matching Engine without further
software involvement or memory copying)
C controllers
MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
2
C mode support
2
C addressing mode
2
C interface
Overview
5