R5F212D8SNFP#U0 Renesas Electronics America, R5F212D8SNFP#U0 Datasheet - Page 269

• Manufacturer Part Number: R5F212D8SNFP#U0
• Description: IC R8C/2D MCU FLASH 64KB 80-LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/2Dr

Specifications of R5F212D8SNFP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, PWM, Voltage Detect, WDT
• Number Of I /o: 71
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 3K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 5.5 V
• Data Converters: A/D 20x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 80-LQFP
• For Use With: R0K5212D8S001BE - KIT STARTER FOR R8C/2DR0K5212D8S000BE - KIT DEV FOR R8C/2D
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/2C Group, R8C/2D Group
Rev.2.00
REJ09B0339-0200
Figure 14.64
14.4.2
Table 14.37
i = 0 or 1
Input capture function
Output compare function
PWM mode
Reset synchronous PWM
mode
Complementary PWM
mode
PWM3 mode
Function and Mode
The TRDGRCi (i = 0 or 1) register can be used as the buffer register of the TRDGRAi register, and the
TRDGRDi register can be used as the buffer register of the TRDGRBi register by means of bits BFCi and BFDi
in the TRDMR register.
Buffer operation depends on the mode. Table 14.37 lists the Buffer Operation in Each Mode.
Figure 14.64 shows the Buffer Operation in Input Capture Function and Figure 14.65 shows the Buffer
Operation in Output Compare Function
• TRDGRAi buffer register: TRDGRCi register
• TRDGRBi buffer register: TRDGRDi register
Dec 05, 2007
i = 0 or 1
The above applies under the following conditions:
• The BFCi bit in the TRDMR register is set to 1 (the TRDGRCi register is used as the buffer register of
• Bits IOA2 to IOA0 in the TRDIORAi register are set to 100b (input capture at the falling edge).
Buffer Operation
the TRDGRAi register).
Buffer Operation in Each Mode
Buffer Operation in Input Capture Function
TRDGRCi register
TRDGRAi register
TRDIOAi input
TRDi register
TRDIOAi input
(input capture signal)
Page 246 of 585
TRDGRCi register
(buffer)
and TRDGRAi (TRDGRBi) register
Compare match withTRD0 register
and TRDGRA0 register
• Compare match with TRD0 register
• TRD1 register underflow
Compare match with TRD0 register
and TRDGRA0 register
Input capture signal input
Compare match with TRDi register
(buffer)
and TRDGRA0 register
Transfer Timing
n-1
m
TRDGRAi
register
n
Transfer
Transfer
Transfer content in TRDGRAi
(TRDGRBi) register to buffer register
Transfer content in buffer register to
TRDGRAi (TRDGRBi) register
Transfer content in buffer register to
TRDGRAi (TRDGRBi) register
Transfer content in buffer register to
registers TRDGRB0, TRDGRA1, and
TRDGRB1
Transfer content in buffer register to
registers TRDGRA0, TRDGRB0,
TRDGRA1, and TRDGRB1
m
n
Transfer Register
n+1
TRDi
14. Timers