R5F212D8SNFP#U0 Renesas Electronics America, R5F212D8SNFP#U0 Datasheet - Page 482

IC R8C/2D MCU FLASH 64KB 80-LQFP

R5F212D8SNFP#U0

Manufacturer Part Number
R5F212D8SNFP#U0
Description
IC R8C/2D MCU FLASH 64KB 80-LQFP
Manufacturer
Renesas Electronics America
Series
R8C/2x/2Dr
Datasheets

Specifications of R5F212D8SNFP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
71
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
3K x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 5.5 V
Data Converters
A/D 20x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
80-LQFP
For Use With
R0K5212D8S001BE - KIT STARTER FOR R8C/2DR0K5212D8S000BE - KIT DEV FOR R8C/2D
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F212D8SNFP#U0R5F212D8SNFP
Manufacturer:
RICOH
Quantity:
3 192
Company:
Part Number:
R5F212D8SNFP#U0
Manufacturer:
REA
Quantity:
35
Company:
Part Number:
R5F212D8SNFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/2C Group, R8C/2D Group
Rev.2.00
REJ09B0339-0200
16.3.8
16.3.8.1
16.3.8.2
Set the IICSEL bit in the PMR register to 1 (select I
The following actions must be performed to use the I
Either of the following actions must be performed to use the I
(a) Use the MOV instruction to set bits MST and TRS.
(b) When arbitration is lost, confirm the contents of bits MST and TRS. If the contents are other than the
(a) In master receive mode while the RDRF bit in the ICSR register is set to 1, read the ICDRR register
(b) In master receive mode, set the RCVD bit in the ICCR1 register to 1 (disables the next receive
Dec 05, 2007
Transfer rate
Set the transfer rate by 1/1.8 or faster than the fastest rate of the other masters. For example, if the fastest
transfer rate of the other masters is set to 400 kbps, the I
223 kbps (= 400/1.18) or more.
Bits MST and TRS in the ICCR1 register setting
Notes on I
MST bit set to 0 and the TRS bit set to 0 (slave receive mode), set the MST bit to 0 and the TRS bit to 0
again.
before the rising edge of the 8th clock.
operation) to perform 1-byte communications.
Multimaster Operation
Master Receive Mode
2
Page 459 of 585
C bus Interface
2
C bus interface function) to use the I
2
C bus interface in multimaster operation.
2
2
C-bus transfer rate in this MCU should be set to
C bus interface in master receive mode.
16. Clock Synchronous Serial Interface
2
C bus interface.

Related parts for R5F212D8SNFP#U0