HD64F3026X25 Renesas Electronics America, HD64F3026X25 Datasheet - Page 143

• Manufacturer Part Number: HD64F3026X25
• Description: MCU 3V 256K 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300Hr

Specifications of HD64F3026X25

• Core Processor: H8/300H
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: SCI, SmartCard
• Peripherals: PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Figure 5.6 is a flowchart showing how interrupts are accepted when UE = 0.
If an interrupt condition occurs and the corresponding interrupt enable bit is set to 1, an
interrupt request is sent to the interrupt controller.
When the interrupt controller receives one or more interrupt requests, it selects the highest-
priority request, following the IPR interrupt priority settings, and holds other requests pending.
If two or more interrupts with the same IPR setting are requested simultaneously, the interrupt
controller follows the priority order shown in table 5.3.
The interrupt controller checks the I bit. If the I bit is cleared to 0, the selected interrupt request
is accepted regardless of its IPR setting, and regardless of the UI bit. If the I bit is set to 1 and
the UI bit is cleared to 0, only interrupts with priority level 1 are accepted; interrupt requests
with priority level 0 are held pending. If the I bit and UI bit are both set to 1, all other interrupt
requests are held pending.
When an interrupt request is accepted, interrupt exception handling starts after execution of the
current instruction has been completed.
In interrupt exception handling, PC and CCR are saved to the stack area. The PC value that is
saved indicates the address of the first instruction that will be executed after the return from the
interrupt service routine.
The I and UI bits are set to 1 in CCR, masking all interrupts except NMI.
The vector address of the accepted interrupt is generated, and the interrupt service routine
starts executing from the address indicated by the contents of the vector address.
a.
All interrupts are
unmasked
Figure 5.5 Interrupt Masking State Transitions (Example)
I
0
Exception handling,
or I
1, UI
c.
All interrupts are
masked except NMI
I
1
I
1, UI
0
0
Rev. 2.00 Sep 20, 2005 page 103 of 800
UI
0
b.
Section 5 Interrupt Controller
Only NMI, IRQ , and
IRQ are unmasked
Exception handling,
or UI
3
1
REJ09B0260-0200
2