LAN91C111I-NS SMSC, LAN91C111I-NS Datasheet - Page 43

IC ETHERNET CTLR MAC PHY 128-QFP

LAN91C111I-NS

Manufacturer Part Number
LAN91C111I-NS
Description
IC ETHERNET CTLR MAC PHY 128-QFP
Manufacturer
SMSC
Type
Single Chip MAC and PHYr
Datasheet

Specifications of LAN91C111I-NS

Controller Type
Ethernet Controller, MAC/PHY
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
128-QFP
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
IEEE 802.3 or IEEE 802.3u
Data Rate
10 Mbps or 100 Mbps
Supply Voltage (max)
5 V
Supply Voltage (min)
0 V
Supply Current (max)
140 mA
Maximum Operating Temperature
+ 85 C
Ethernet Connection Type
100BASE-T or 100BASE-T4 or 100BASE-TX or 10BASE-T
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1014

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN91C111I-NS
Manufacturer:
RECOM
Quantity:
1 000
Part Number:
LAN91C111I-NS
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN91C111I-NS
Manufacturer:
Standard
Quantity:
6 916
Part Number:
LAN91C111I-NS
Manufacturer:
Microchip Technology
Quantity:
10 000
10/100 Non-PCI Ethernet Single Chip MAC + PHY
Datasheet
Chapter 8 MAC Data Structures and Registers
SMSC LAN91C111 REV C
8.1
STATUS WORD
BYTE COUNT
DATA AREA
CONTROL BYTE
Frame Format In Buffer Memory
The frame format in memory is similar for the Transmit and Receive areas. The first word is reserved
for the status word. The next word is used to specify the total number of bytes, and it is followed by
the data area. The data area holds the frame itself. By default, the last byte in the receive frame format
is followed by the CRC, and the Control byte follows the CRC.
BYTE COUNT - Divided by two, it defines the total number of words including the STATUS WORD,
the BYTE COUNT WORD, the DATA AREA, the CRC, and the CONTROL BYTE. The CRC is not
included if the STRIP_CRC bit is set. The maximum number of bytes in a RAM page is 2048 bytes.
2046 Max
(DECIMAL)
OFFSET
RAM
0
2
4
bit15
RESERVED
2nd Byte
CONTROL BYTE
TRANSMIT PACKET
Written by CSMA upon transmit
completion (see Status Register)
Written by CPU
Written/modified by CPU
Written by CPU to control odd/even
data bytes
Last Byte
Figure 8.1 Data Frame Format
DATASHEET
CRC (4 BYTES)
STATUS WORD
DATA AREA
43
BYTE COUNT (always even)
LAST DATA BYTE (if odd)
RECEIVE PACKET
Written by CSMA upon receive
completion (see RX Frame Status
Word)
Written by CSMA
Written by CSMA
Written by CSMA; also has odd/even
bit
1st Byte
Revision 1.91 (06-01-09)
bit0

Related parts for LAN91C111I-NS