LAN91C111I-NS SMSC, LAN91C111I-NS Datasheet - Page 44

IC ETHERNET CTLR MAC PHY 128-QFP

LAN91C111I-NS

Manufacturer Part Number
LAN91C111I-NS
Description
IC ETHERNET CTLR MAC PHY 128-QFP
Manufacturer
SMSC
Type
Single Chip MAC and PHYr
Datasheet

Specifications of LAN91C111I-NS

Controller Type
Ethernet Controller, MAC/PHY
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
128-QFP
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
IEEE 802.3 or IEEE 802.3u
Data Rate
10 Mbps or 100 Mbps
Supply Voltage (max)
5 V
Supply Voltage (min)
0 V
Supply Current (max)
140 mA
Maximum Operating Temperature
+ 85 C
Ethernet Connection Type
100BASE-T or 100BASE-T4 or 100BASE-TX or 10BASE-T
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1014

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN91C111I-NS
Manufacturer:
RECOM
Quantity:
1 000
Part Number:
LAN91C111I-NS
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN91C111I-NS
Manufacturer:
Standard
Quantity:
6 916
Part Number:
LAN91C111I-NS
Manufacturer:
Microchip Technology
Quantity:
10 000
Revision 1.91 (06-01-09)
8.2
BYTE
BYTE
HIGH
LOW
X
0
Receive Frame Status
The receive byte count always appears as even; the ODDFRM bit of the receive status word indicates
if the low byte of the last word is relevant.
The transmit byte count least significant bit will be assumed 0 by the controller regardless of the value
written in memory.
DATA AREA - The data area starts at offset 4 of the packet structure and can extend up to 2043 bytes.
The data area contains six bytes of DESTINATION ADDRESS followed by six bytes of SOURCE
ADDRESS, followed by a variable-length number of bytes. On transmit, all bytes are provided by the
CPU, including the source address. The LAN91C111 does not insert its own source address. On
receive, all bytes are provided by the CSMA side.
The 802.3 Frame Length word (Frame Type in Ethernet) is not interpreted by the LAN91C111. It is
treated transparently as data both for transmit and receive operations.
CONTROL BYTE - For transmit packets the CONTROL BYTE is written by the CPU as:
ODD - If set, indicates an odd number of bytes, with the last byte being right before the CONTROL
BYTE. If clear, the number of data bytes is even and the byte before the CONTROL BYTE is not
transmitted.
CRC - When set, CRC will be appended to the frame. This bit has meaning only if the NOCRC bit in
the TCR is set.
For receive packets the CONTROL BYTE is written by the controller as:
ODD - If set, indicates an odd number of bytes, with the last byte being right before the CONTROL
BYTE. If clear, the number of data bytes is even and the byte before the CONTROL BYTE should be
ignored.
This word is written at the beginning of each receive frame in memory. It is not available as a register.
ALGNERR - Frame had alignment error.
Reserved
ALGN
ERR
X
1
BROD
CAST
5
ODD
ODD
BAD
CRC
4
CRC
DATASHEET
0
HASH VALUE
ODD
FRM
44
3
0
0
TOOLNG
2
10/100 Non-PCI Ethernet Single Chip MAC + PHY
0
0
SHORT
TOO
1
SMSC LAN91C111 REV C
0
0
0
Datasheet
MULT
CAST
0
0

Related parts for LAN91C111I-NS