mc68hc08ln56 Freescale Semiconductor, Inc, mc68hc08ln56 Datasheet - Page 236

no-image

mc68hc08ln56

Manufacturer Part Number
mc68hc08ln56
Description
M68hc08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Preliminary Electrical Specifications
22.7 Serial Peripheral Interface Characteristics
236
1. All timing is shown with respect to 20% V
2. Numbers refer to dimensions in
3. Time to data active from high-impedance state
4. Hold time to high-impedance state
5. With 100 pF on all SPI pins
Number
Diagram
10
11
1
2
3
4
5
6
7
8
9
(2)
Table 22-8. Serial Peripheral Interface (SPI) Timing (V
Operating Frequency
Cycle Time
Enable Lead Time
Enable Lag Time
Clock (SCK) High Time
Clock (SCK) Low Time
Data Setup Time (Inputs)
Data Hold Time (Inputs)
Access Time, Slave
Disable Time, Slave
Data Valid Time (After enable edge)
Data Hold Time (Outputs, after enable edge)
Master
Slave
Master
Slave
Master
Slave
Master
Slave
Master
Slave
Master
Slave
CPHA = 0
CHPA = 1
Master
Slave
Master
Slave
MC68HC08LN56 • MC68HC708LN56 General Release Specification, Rev. 2.1
(5)
Characteristic
Figure 22-1
(3)
(4)
DD
and 70% V
and
Figure 22-2
DD
, unless noted; assumes 100 pF load on all SPI pins
t
Symbol
t
t
t
t
t
SCKH(M)
t
SCKH(S)
SCKL(M)
LEAD(S)
t
SCKL(S)
t
t
f
CYC(M)
t
t
t
f
CYC(S)
t
t
LAG(S)
A(CP0)
A(CP1)
OP(M)
SU(M)
t
DIS(S)
HO(M)
OP(S)
SU(S)
t
t
HO(S)
t
H(M)
H(S)
V(M)
V(S)
DD
= 5.0 Vdc ± 10%)
f
OP
Min
100
100
DC
15
15
50
50
45
15
2
1
5
0
0
0
0
5
/128
Freescale Semiconductor
f
Max
OP
128
f
40
20
25
10
40
OP
/2
(1)
MHz
Unit
t
CYC
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for mc68hc08ln56