M30853FJGP#U3 Renesas Electronics America, M30853FJGP#U3 Datasheet - Page 281

• Manufacturer Part Number: M30853FJGP#U3
• Description: IC M32C MCU FLASH 100LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30853FJGP#U3

• Core Processor: M32C/80
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 85
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 24K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 26x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

M
R
R
e
E
3
. v
J
2
Table 18.6 Repeat Sweep Mode 1 Specifications
0
C
Function
Start Condition
Stop Condition
Interrupt Request Generation Timing • When the DUS bit in the AD0CON3 register is set to "0" (DMAC operating
Analog Voltage Input Pins
Prioritized Pins
Reading of A/D Conversion Result • When the DUS bit is set to "0", the microcomputer reads the AD0j register (j=0 to
1
18.1.5 Repeat Sweep Mode 1
9
0 .
8 /
B
In repeat sweep mode 1, analog voltage selectively applied to eight pins is repeatedly converted to a
digital code. Table 18.6 lists specifications of repeat sweep mode 1.
0
3
5
0
3
G
J
7
u
o r
0 -
. l
u
0
1
p
, 1
0
Item
3
(
2
M
0
3
0
5
2
C
8 /
Page 256
, 5
M
3
2
C
f o
8 /
4
bits in the AD0CON2 register select 8 pins. Analog voltage selectively applied to
8 pins is repeatedly converted to a digital code
Same as one-shot mode (Any trigger generated during an A/D conversion is invalid)
The ADST bit is set to "0" (A/D conversion stopped) by program
• When DUS bit is set to "1" (DMAC operating mode enabled), an interrupt request
ANi
ANi
• When the DUS bit is set to "1", do not read the AD00 register. A/D conversion
The SCAN1 and SCAN0 bits in the AD0CON1 register and the APS1 and APS0
5
9
e.g., When ANi
mode disabled), no interrupt request is generated
is generated every time an A/D conversion is completed
7) corresponding to selected pins
result is stored in the AD00 register after the A/D conversion is completed.
DMAC transfers the conversion result to any memory space. Refer to 13. DMAC
for DMAC settings
) T
4
0
0
ANi
to ANi
(1 pin), ANi
digital code in the following order:
0
7
(8 pins)
ANi
0
0
1
and ANi
is selected (i =none, 0, 2, 15), analog voltage is converted to a
ANi
0
1
(2 pins), ANi
ANi
Specification
2
0
ANi
to ANi
0
2
ANi
(3 pins) or ANi
3 .......
etc.
0
18. A/D Converter
to ANi
3
(4 pins)