M30853FJGP#U3 Renesas Electronics America, M30853FJGP#U3 Datasheet - Page 321

• Manufacturer Part Number: M30853FJGP#U3
• Description: IC M32C MCU FLASH 100LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30853FJGP#U3

• Core Processor: M32C/80
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 85
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 24K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 26x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R
R
M
e
E
3
. v
J
2
0
Table 22.11 SR Waveform Output Mode Specifications (Continued)
Waveform Output Start Condition
Waveform Output Stop Condition
Interrupt Request
OUTC1j Pin
Selectable Function
NOTES:
C
1
9
0 .
8 /
B
5. Set the FSCj bit in the G1FS register to "0" (waveform generating function selected).
0
3
5
0
3
G
J
7
u
o r
0 -
. l
u
0
1
p
, 1
0
Item
3
(
2
M
0
0
3
5
2
C
8 /
Page 296
, 5
M
3
2
C
f o
(5)
8 /
4
5
9
) T
The IFEq bit (q=0 to 7) in the G1FE register is set to "1" (channel q function
enabled)
The IFEq bit is set to "0" (channel q function disabled)
The PO1jR bit in the interrupt request register is set to "1" (interrupt requested)
when the value of the base timer matches that of the G1POj register.
The PO1kR bit in the interrupt request register is set to "1" (imterrupt requested)
when the value of the base timer matches that of the G1POk register. (See
Figure 11.14)
Pulse signal output pin
• Default value set function: Set starting waveform output level
• Inversed output function
4
Waveform output level is inversed to provide a waveform from the OUTC1j pin
22. Intelligent I/O (Waveform Generating Function)
Specification