PEF 20954 HT V1.1 Infineon Technologies, PEF 20954 HT V1.1 Datasheet - Page 47

no-image

PEF 20954 HT V1.1

Manufacturer Part Number
PEF 20954 HT V1.1
Description
IC ECHO CANCELLER DGTL TQFP144
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEF 20954 HT V1.1

Function
Smart Integrated Digital Echo Canceller (SIDEC)
Interface
PCM, Serial, UCC
Number Of Circuits
1
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
350mA
Power (watts)
900mW
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
144-LFQFP
Includes
Double Talk Detection
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
PEF20954HTV1.1
SP000007505
3.2
3.2.1
The SIDEC allows channel individual conversion.
of the different options for the A- to - or
requirements of the application two settings can be configured: Either global or channel
individual law conversion.
Global A- to
If this modus is chosen by setting CONFLAW.CHIND=’0’ all 32 PCM channels are
converted according to the settings of GALAWFE for the far end and GALAWNE for the
near end. A ‘1’ in GALAWFE and GALAWNE indicates that A-Law is used for the
corresponding end. A ‘0’ indicates usage of -Law. The conversion can be disabled
channel individually by setting the CHCTRL0-31.CONVDIS = ‘1’ via software. Law
decoding/encoding is then carried out according to GCONVDISLAW. To activate the
serial control signal and the UCC interface as disabling source for the PCM law
conversion the bits CHCTRL0-31.ENPCTRL must be set to ‘0’.
Channel individual A- to - and - to A-Law conversion:
For channel individual conversion the user can configure independently for each channel
whether A- to -, - to A- or no Law conversion is selected via setting IALAWNE for the
near end and IALAWFE for the far end with the corresponding value for A- or -Law. The
conversion can be disabled channel individually by setting the CHCTRL0-31.CONVDIS
= ‘1’ via software. Law decoding/encoding is then carried out according to CHCTRL0-
31.CONVDISLAW. To activate the serial control signal and the UCC interface as
disabling source for the PCM law conversion the bits CHCTRL0-31.ENPCTRL must be
set to ‘0’.
Data Sheet
Description of Functional Features
Channelwise and Global A- and -Law Conversion
and
to A-Law conversion:
47
to A-Law conversion. Depending on the
Figure 9
depicts the implementation
Functional Description
Rev. 2, 2004-07-28
PEB 20954
PEF 20954

Related parts for PEF 20954 HT V1.1