C8051F581-IMR Silicon Labs, C8051F581-IMR Datasheet - Page 157

• Manufacturer Part Number: C8051F581-IMR
• Description: 8-bit Microcontrollers - MCU 50MIPS 128kB 8kB SPI
• Manufacturer: Silicon Labs

Specifications of C8051F581-IMR

• Rohs: yes
• Core: 8051
• Processor Series: C8051
• Data Bus Width: 8 bit

18.2. Configuring the External Memory Interface
Configuring the External Memory Interface consists of five steps:
1. Configure the Output Modes of the associated port pins as either push-pull or open-drain (push-pull is
2. Configure Port latches to “park” the EMIF pins in a dormant state (usually by setting them to logic 1).
3. Select Multiplexed mode or Non-multiplexed mode.
4. Select the memory mode (on-chip only, split mode without bank select, split mode with bank select, or
5. Set up timing to interface with off-chip memory or peripherals.
Each of these five steps is explained in detail in the following sections. The Port selection, Multiplexed
mode selection, and Mode bits are located in the EMI0CF register shown in SFR Definition .
18.3. Port Configuration
The External Memory Interface appears on Ports 1, 2, 3, and 4 when it is used for off-chip memory access.
When the EMIF is used, the Crossbar should be configured to skip over the /RD control line (P1.6) and the
/WR control line (P1.7) using the P1SKIP register. When the EMIF is used in multiplexed mode, the Cross-
bar should also skip over the ALE control line (P1.5). For more information about configuring the Crossbar,
see Section “20.6. Special Function Registers for Accessing and Configuring Port I/O” on page 202. The
EMIF pinout is shown in Table 18.1 on page 158.
The External Memory Interface claims the associated Port pins for memory operations ONLY during the
execution of an off-chip MOVX instruction. Once the MOVX instruction has completed, control of the Port
pins reverts to the Port latches or to the Crossbar settings for those pins. See Section “20. Port Input/Out-
put” on page 186 for more information about the Crossbar and Port operation and configuration. The Port
latches should be explicitly configured to “park” the External Memory Interface pins in a dormant
state, most commonly by setting them to a logic 1.
During the execution of the MOVX instruction, the External Memory Interface will explicitly disable the driv-
ers on all Port pins that are acting as Inputs (Data[7:0] during a READ operation, for example). The Output
mode of the Port pins (whether the pin is configured as Open-Drain or Push-Pull) is unaffected by the
External Memory Interface operation, and remains controlled by the PnMDOUT registers. In most cases,
the output modes of all EMIF pins should be configured for push-pull mode.
The C8051F580/1/4/5 devices support both the multiplexed and non-multiplexed modes and the
C8051F588/9-F590/1 devices support only multiplexed modes. Accessing off-chip memory is not sup-
ported by the C8051F582/3/6/7 devices.
most common), and skip the associated pins in the crossbar.
off-chip only).
Rev. 1.2
C8051F58x/F59x
157