C8051F581-IMR Silicon Labs, C8051F581-IMR Datasheet - Page 220

no-image

C8051F581-IMR

Manufacturer Part Number
C8051F581-IMR
Description
8-bit Microcontrollers - MCU 50MIPS 128kB 8kB SPI
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F581-IMR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
C8051F58x/F59x
SFR Definition 21.3. LIN0CF: LIN0 Control Mode Register
SFR Address = 0xC9; SFR Page = 0x0F
220
Name
Reset
4:0
Bit
Type
7
6
5
Bit
ABAUD
Unused
LINEN
MODE
LINEN
Name
R/W
7
0
MODE
LIN Interface Enable Bit.
0: LIN0 is disabled.
1: LIN0 is enabled.
LIN Mode Selection Bit.
0: LIN0 operates in slave mode.
1: LIN0 operates in master mode.
LIN Mode Automatic Baud Rate Selection.
This bit only has an effect when the MODE bit is configured for slave mode.
0: Manual baud rate selection is enabled.
1: Automatic baud rate selection is enabled.
Read = 00000b; Write = Don’t Care
R/W
6
1
ABAUD
R/W
5
1
R
4
0
Rev. 1.2
Function
R
3
0
R
2
0
R
1
0
R
0
0

Related parts for C8051F581-IMR