C8051F581-IMR Silicon Labs, C8051F581-IMR Datasheet - Page 4

• Manufacturer Part Number: C8051F581-IMR
• Description: 8-bit Microcontrollers - MCU 50MIPS 128kB 8kB SPI
• Manufacturer: Silicon Labs

Specifications of C8051F581-IMR

• Rohs: yes
• Core: 8051
• Processor Series: C8051
• Data Bus Width: 8 bit

C8051F58x/F59x
13. Special Function Registers................................................................................. 106
14. Interrupts .............................................................................................................. 126
15. Flash Memory....................................................................................................... 138
16. Power Management Modes................................................................................. 147
17. Reset Sources ...................................................................................................... 150
18. External Data Memory Interface and On-Chip XRAM ....................................... 156
4
13.1. SFR Paging ................................................................................................... 106
13.2. Interrupts and SFR Paging ............................................................................ 106
13.3. SFR Page Stack Example ............................................................................. 107
14.1. MCU Interrupt Sources and Vectors.............................................................. 126
14.2. Interrupt Register Descriptions ...................................................................... 129
14.3. External Interrupts INT0 and INT1................................................................. 136
15.1. Programming The Flash Memory .................................................................. 138
15.2. Non-volatile Data Storage ............................................................................. 140
15.3. Security Options ............................................................................................ 140
15.4. Flash Write and Erase Guidelines ................................................................. 142
16.1. Idle Mode....................................................................................................... 147
16.2. Stop Mode ..................................................................................................... 148
16.3. Suspend Mode .............................................................................................. 148
17.1. Power-On Reset ............................................................................................ 151
17.2. Power-Fail Reset/VDD Monitor ..................................................................... 152
17.3. External Reset ............................................................................................... 153
17.4. Missing Clock Detector Reset ....................................................................... 153
17.5. Comparator0 Reset ....................................................................................... 154
17.6. PCA Watchdog Timer Reset ......................................................................... 154
17.7. Flash Error Reset .......................................................................................... 154
17.8. Software Reset .............................................................................................. 154
18.1. Accessing XRAM........................................................................................... 156
18.2. Configuring the External Memory Interface ................................................... 157
18.3. Port Configuration.......................................................................................... 157
18.4. Multiplexed and Non-multiplexed Selection................................................... 162
14.1.1. Interrupt Priorities.................................................................................. 127
14.1.2. Interrupt Latency ................................................................................... 127
15.1.1. Flash Lock and Key Functions .............................................................. 138
15.1.2. Flash Erase Procedure ......................................................................... 138
15.1.3. Flash Write Procedure .......................................................................... 139
15.1.4. Flash Write Optimization ....................................................................... 139
15.4.1. V
15.4.2. PSWE Maintenance .............................................................................. 142
15.4.3. System Clock ........................................................................................ 143
18.1.1. 16-Bit MOVX Example .......................................................................... 156
18.1.2. 8-Bit MOVX Example ............................................................................ 156
18.4.1. Multiplexed Configuration...................................................................... 162
12.2.1.2. Bit Addressable Locations ............................................................ 105
12.2.1.3. Stack .......................................................................................... 105
DD
Maintenance and the V
Rev. 1.2
DD
monitor ................................................ 142