IPTR-DSPBUILDER Altera, IPTR-DSPBUILDER Datasheet - Page 114
IPTR-DSPBUILDER
Manufacturer Part Number
IPTR-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Specifications of IPTR-DSPBUILDER
Function
DSP Builder
License
Renewal License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 114 of 422
- Download datasheet (6Mb)
7–6
Figure 7–3. Example System with Avalon-MM Write FIFO and Avalon-MM Read FIFO Blocks
DSP Builder Standard Blockset User Guide
1
Figure 7–3
Avalon-MM Read FIFO blocks.
Avalon-MM Write FIFO
An Avalon-MM Write FIFO has the following ports:
■
■
■
■
■
Double-click on an Avalon-MM Write FIFO block to open the Block Parameters
dialog box so that you can set parameters for the data type, data width and FIFO
depth.
To open the hierarchy below the Avalon-MM Write FIFO block, right-click the
block and click Look Under Mask on the pop-up menu.
You can use this design as a template to design new functionality (for example, when
you use an Avalon-MM address input to split incoming streams).
TestData (input). Connect this port to a Simulink block that provides simulation
data to the Avalon-MM Write FIFO. The data passes to the DataOut port one cycle
after the Ready input port asserts.
Stall (input). Connect this port to a Simulink block. It simulates stall conditions
of the Avalon-MM bus and hence underflow to the SOPC Builder component. For
any simulation cycle where Stall asserts, the Avalon-MM Write Test Converter
caches the test data and releases in order, one sample per clock, when stall is
de-asserted.
Ready (input). Connect this port to a DSP Builder block. It indicates that the
downstream hardware is ready for data.
DataOut (output). Connect this port to a DSP Builder block that corresponds to
the oldest unsent data sample received on the TestData port.
DataValid (output). Connect this port to a DSP Builder block and assert
whenever DataOut corresponds to real data.
shows an example system with Avalon-MM Write FIFO and
Preliminary
Chapter 7: Using the Interfaces Library
© June 2010 Altera Corporation
Avalon-MM Interface Blocks
Related parts for IPTR-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: