IPTR-DSPBUILDER Altera, IPTR-DSPBUILDER Datasheet - Page 57

• Manufacturer Part Number: IPTR-DSPBUILDER
• Description: DSP BUILDER SOFTWARE
• Manufacturer: Altera
• Type: DSPr

Specifications of IPTR-DSPBUILDER

• Function: DSP Builder
• License: Renewal License
• Software Application: IP CORE, DSP BUILDER
• Core Architecture: FPGA
• Core Sub-architecture: Arria, Cyclone, Stratix
• Supported Families: Arria GX, Arria II GX, Cyclone, Stratix
• Rohs Compliant: NA
• Lead Free Status / RoHS Status: Not applicable / Not applicable

Chapter 3: Design Rules and Procedures
Frequency Design Rules
Figure 3–13. Feedback Loop
© June 2010 Altera Corporation
Use the PLL block and assign different sampling periods on registered DSP Builder
blocks to design multirate designs.
Alternatively, use a single clock domain with clock enable and the following design
rules to design multirate designs without the DSP Builder PLL block:
■
■
Table 3–2. Clock Phase Selection Example
1
10
0100
Phase
The fastest sample rate is an integer multiple of the slower sample rates. The Clock
Phase Selection field in the Block Parameters dialog box specifies the values for
the Delay block.
The Clock Phase Selection box accepts a binary pattern string to describe the
clock phase selection. DSP Builder processes each digit or bit of this string
sequentially on every cycle of the fastest clock. When a bit is equal to one, DSP
Builder enables the block; when a bit is equal to zero, DSP Builder disables the
block.
Table 3–2
The Delay block is always enabled and captures all data passing through the block
(sampled at the rate 1).
The Delay block is enabled every other phase and every other data (sampled at the
rate 1) passes through.
The Delay block is enabled on the 2nd phase out of 4 and only the 2nd data out of 4
(sampled at the rate 1) passes through. The data on phases 1, 3, and 4 does not pass
through the Delay block.
shows some examples of typical clock phase selections.
Preliminary
Description
DSP Builder Standard Blockset User Guide
3–13