IPTR-DSPBUILDER Altera, IPTR-DSPBUILDER Datasheet - Page 130
IPTR-DSPBUILDER
Manufacturer Part Number
IPTR-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Specifications of IPTR-DSPBUILDER
Function
DSP Builder
License
Renewal License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 130 of 422
- Download datasheet (6Mb)
7–22
Avalon-ST Packet Format Converter
DSP Builder Standard Blockset User Guide
f
Figure 7–14
performs a transformation on the two input streams.
Figure 7–14. Generic Function
The packet format converter (PFC) is a flexible, multipurpose component that
transforms packets that are received from one function into a packet format that is
supported by another function.
The PFC takes packet data from one or more input interfaces, and provides field
reassignment in time and space to one or more output packet interfaces. You can
specify the input packet format and the desired output packet format. The
appropriate control logic is automatically generated.
Each input interface has Avalon-ST ready, valid, startofpacket, endofpacket,
empty, and data signals. Each output interface has an additional error bit, which
asserts to indicate a frame delineation error.
The PFC performs data mapping on a packet by packet basis, so that there is exactly
one input packet on each input interface for each output packet on each output
interface. The interface limits the packet rate of the converter with the longest packet.
When the PFC has multiple output interfaces, DSP Builder aligns the packets on each
output interface so that the startofpacket signal presents on the same clock cycle.
If each interface supports fixed-length packets, you can select the multipacket
mapping option, and the PFC can map fields from multiple input packets to multiple
output packets.
For a complete description of the Avalon-ST interface, refer to the
Specifications. For an example of a design that uses Avalon-ST interfaces and the
Packet Format Converter blocks, refer to
Wireless
Systems.
shows an example of a generic function that has two input interfaces and
Preliminary
AN442: Tool Flow for Design of Digital IF for
Chapter 7: Using the Interfaces Library
© June 2010 Altera Corporation
Avalon Interface
Avalon-ST Interface
Related parts for IPTR-DSPBUILDER
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: