DS72030W200FPV Renesas Electronics America, DS72030W200FPV Datasheet - Page 242

• Manufacturer Part Number: DS72030W200FPV
• Description: MPU, 32BIT, SH7203, ROMLESS, 240QFP
• Manufacturer: Renesas Electronics America
• Series: SH7200r

Specifications of DS72030W200FPV

• Core Size: 32bit
• Program Memory Size: 32KB
• Cpu Speed: 200MHz
• Digital Ic Case Style: QFP
• No. Of Pins: 240
• Supply Voltage Range: 1.1V To 1.3V
• Operating Temperature Range: -20°C To +85°C
• Svhc: No SVHC
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Section 7 User Break Controller (UBC)
7.4
7.4.1
The flow from setting of break conditions to user break interrupt exception handling is described
below:
1. The break address is set in a break address register (BAR). The masked address bits are set in a
2. In the case where the break conditions are satisfied and the user break interrupt request is
3. On receiving a user break interrupt request signal, the INTC determines its priority. Since the
4. Condition match flags (SCMFC and SCMFD) can be used to check which condition has been
5. There is a chance that the break set in channel 0 and the break set in channel 1 occur around
6. When selecting the I bus as the break condition, note as follows:
Rev. 3.00 Sep. 28, 2009 Page 210 of 1650
REJ09B0313-0300
break address mask register (BAMR). The break data is set in the break data register (BDR).
The masked data bits are set in the break data mask register (BDMR). The bus break
conditions are set in the break bus cycle register (BBR). Three control bit groups of BBR (C
bus cycle/I bus cycle select, instruction fetch/data access select, and read/write select) are each
set. No user break will be generated if even one of these groups is set to 00. The relevant break
control conditions are set in the bits of the break control register (BRCR). Make sure to set all
registers related to breaks before setting BBR, and branch after reading from the last written
register. The newly written register values become valid from the instruction at the branch
destination.
enabled, the UBC sends a user break interrupt request to the INTC, sets the C bus condition
match flag (SCMFC) or I bus condition match flag (SCMFD) for the appropriate channel, and
outputs a pulse to the UBCTRG pin with the width set by the CKS[1:0] bits. Setting the UBID
bit in BBR to 1 enables external monitoring of the trigger output without requesting user break
interrupts.
user break interrupt has a priority level of 15, it is accepted when the priority level set in the
interrupt mask level bits (I3 to I0) of the status register (SR) is 14 or lower. If the I3 to I0 bits
are set to a priority level of 15, the user break interrupt is not accepted, but the conditions are
checked, and condition match flags are set if the conditions match. For details on ascertaining
the priority, see section 6, Interrupt Controller (INTC).
satisfied. Clear the condition match flags during the user break interrupt exception processing
routine. The interrupt occurs again if this operation is not performed.
the same time. In this case, there will be only one user break request to the INTC, but these
two break channel match flags may both be set.
⎯ Whether or not an access issued on the C bus by the CPU is issued on the internal CPU bus
depends on the cache settings. Regarding the I bus operation under cache conditions, see
table 8.8.
Operation
Flow of the User Break Operation