IPR-PCIE/8 Altera, IPR-PCIE/8 Datasheet - Page 134
IPR-PCIE/8
Manufacturer Part Number
IPR-PCIE/8
Description
IP CORE Renewal Of IP-PCIE/8
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCIE/8
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x8 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 134 of 256
- Download datasheet (2Mb)
External PHY Support
4–2
PCI Express Compiler User Guide
16-bit SDR Mode
The implementation of this 16-bit SDR mode PHY support is shown in
Figure 4–1
<variation name>.vhd and includes a PLL. The PLL inclock is driven by
refclk and has the following 3 outputs:
1
■
■
■
clk125_out is a 125 MHz output that has the same phase-offset as
refclk. The clk125_out must drive the clk125_in input in the
user logic as shown in the
capture the incoming receive data and also is used to drive the
clk125_in input of the MegaCore.
clk125_early is a 125 MHz output that is phase shifted. This
phase-shifted output clocks the output registers of the transmit data.
Based on your board delays, you may need to adjust the phase-shift
of this output. To alter the phase shift, copy the PLL source file
referenced in your variation file from the <path>/ip/PCI Express
Compiler/lib directory to your project directory. Then use the
MegaWizard Plug In Manger in the Quartus II software to edit the
PLL source file to set the required phase shift. Then add the modified
PLL source file to your Quartus II project.
tlp_clk62p5 is a 62.5 MHz output that drives the tlp_clk input
of the MegaCore function when the MegaCore internal clock
frequency is 62.5 MHz.
PCI Express Compiler Version 6.1
The refclk is the same as pclk, the parallel clock provided by
the external PHY. This documentations uses the terms refclk
and pclk interchangeably.
and is included in the file <variation name>.v or
Figure
4–1. The clk125_in is used to
Altera Corporation
December 2006
Related parts for IPR-PCIE/8
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: