IPR-PCIE/8 Altera, IPR-PCIE/8 Datasheet - Page 234

IP CORE Renewal Of IP-PCIE/8

IPR-PCIE/8

Manufacturer Part Number
IPR-PCIE/8
Description
IP CORE Renewal Of IP-PCIE/8
Manufacturer
Altera
Type
MegaCorer
Datasheets

Specifications of IPR-PCIE/8

Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x8 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
Test-Out Interface Signals for x1 and x4 MegaCore Functions
C–4
PCI Express Compiler User Guide
pme_sent
pme_resent
inh_dllp
req_phypm
ack_phypm
pme_status3
rx_pm_pme
link_up
dl_up
vc_en
vc_status
err_phy
Table C–1. test_out Signals for the x1 and x4 MegaCore Functions (Part 3 of 17)
Signal
CFG pmgt 56
CFG pmgt 57
CFG pmgt 58
CFG pmgt 62:59
CFG pmgt 64:63
CFG pcie
CFG pcie
CFG pcie
CFG
vcreg
CFG
vcreg
CFG
errmgt
Subblock
65
66
67
74:68
82:75
84:83
PCI Express Compiler Version 6.1
Bit
PME sent flag. This signal reports that a PM_PME message
has been sent by the MegaCore function (endpoint mode only).
PME resent flag. This signal reports that the MegaCore function
has requested to resend a PM_PME message that has timed
out due to the latency timer (endpoint mode only).
PM request stop DLLP/transaction layer packet transmission.
This is a power management function that inhibits DLLP
transmission in order to move to low power state.
PM directs LTSSM to low-power. This is a power management
function that requests LTSSM to move to low-power state:
LTSSM report PM transition event. This is a power
management function that reports that LTSSM has moved to
low-power state:
Received PM_PME message discarded. This signal reports
that a received PM_PME message has been discarded by the
root port because of insufficient storage space.
Link up. This signal reports that the link is up from the LTSSM
perspective.
DL Up. This signal reports that the data link is up from the
DLCMSM perspective.
Virtual channel enable. This signal reports which virtual
channels are enabled by the software (note that VC0 is always
enabled, thus the VC0 bit is not reported).
Virtual channel status. This signal report which virtual channel
has successfully completed its initialization.
PHY error. Physical layer error:
bit 0: exit any low-power state to L0
bit 1: requests transition to L0s
bit 2: requests transition to L1
bit 3: requests transition to L2
bit 0: receiver detects low-power exit
bit 1: indicates that the transition to
low-power state is complete
bit 0: Receiver port error
bit 1: Training error
Description
Altera Corporation
December 2006

Related parts for IPR-PCIE/8