EP3SE50F780I3N Altera, EP3SE50F780I3N Datasheet - Page 316

no-image

EP3SE50F780I3N

Manufacturer Part Number
EP3SE50F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
Quantity:
540
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
0
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
Quantity:
200
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3SE50F780I3N
0
Referenced Documents
Referenced
Documents
Document
Revision History
8–46
Stratix III Device Handbook, Volume 1
November 2007
v1.3
October 2007
v1.2
May 2007 v1.1
November 2006
v1.0
Table 8–13. Document Revision History
Document
Date and
Version
Initial Release.
Updated
Updated
Updated Table 8–1, Table 8–3, Table 8–4, Table 8–5.
Added Table 8–2.
Minor text edits.
Updated Figure 8–3, note 3 to Figure 8–4, note 3 to
Figure 8–5, note 2 to Figure 8–6, added a note to Figure 8–7,
added a note and updated Figure 8–10, notes to
Figure 8–11, and updated Figure 8–12.
Added new material to “Memory Clock Pins” on page 8–21.
Added section “Referenced Documents”.
Added live links for references.
Updated Figure 8–5, Figure 8–8, Figure 8–14, Figure 8–18,
Figure 8–19, Figure 8–20, and Figure 8–21.
Added new figure, Figure 8–17.
Added memory support information for -4L in Table 8–1,
Table 8–8, Table 8–10, and Table 8–11.
Added new material to section “Phase Offset Control” on
page 8–32.
In addition, programmable delay chain and de-skew circuits allow
Stratix III devices to achieve better margin for high performance memory
interfaces. Dynamic calibration of resynchronization and postamble
clocks guarantee high performance over PVT variations. Leveling
circuitry enables Stratix III to support DDR3 modules, thus offering
customers the choice of highest performance memory technologies.
Stratix III devices also offer memory interface support in any of 24
modular I/O banks with up to four different frequencies of operations.
This chapter references the following documents:
Table 8–13
Table
Figure
Clock Networks and PLLs in Stratix III Devices
DC and Switching Characteristics of Stratix III Devices
Stratix III Device I/O Features
8–5.
8–6.
shows the revision history for this document.
Changes Made
Minor updates to content.
Minor updates to content.
Minor updates to content.
Summary of Changes
Altera Corporation
November 2007

Related parts for EP3SE50F780I3N