EP3SE50F780I3N Altera, EP3SE50F780I3N Datasheet - Page 420

• Manufacturer Part Number: EP3SE50F780I3N
• Description: Stratix III
• Manufacturer: Altera

Conclusion
Conclusion
Referenced
Documents
11–60
Stratix III Device Handbook, Volume 1
TCK
TRST
Pin Name User Mode Pin Type
Table 11–16. Dedicated JTAG Pins (Part 2 of 2)
N/A
N/A
Input
Input
You can configure Stratix III devices in a number of different schemes to
fit your system's needs. In addition, configuration bitstream encryption,
configuration data decompression, and remote system upgrade support
supplement the Stratix III configuration solution.
This chapter references the following documents:
■
■
■
■
■
■
■
■
■
■
■
■
■
AN 370: Using the Serial FlashLoader with Quartus II Software
AN 386: Using the MAX II Parallel Flash Loader with the Quartus II
Software
AN 418: SRunner: An Embedded Solution for EPCS Programming
ByteBlaster II Download Cable User Guide
ByteBlasterMV Parallel Port Download Cable Data Sheet
Configuring Mixed Altera FPGA Chains
Design Security in Stratix III Devices
Device Configuration Options
in volume 2 of the Configuration Handbook
IEEE 1149.1 (JTAG) Boundary Scan Testing in Stratix III Device
MasterBlaster Serial/USB Communications Cable Data Sheet
Remote System Upgrades with Stratix III Devices
Serial Configuration Devices (EPCS1, EPCS4, EPCS16, EPCS64, and
EPCS128) Data Sheet
USB-Blaster Download Cable User Guide
The clock input to the BST circuitry. Some operations occur at the rising
edge, while others occur at the falling edge. The
2.5-V/3.0-V/3.3-V V
It is expected that the clock input waveform have a nominal 50% duty cycle.
If the JTAG interface is not required on the board, you can disable the JTAG
circuitry by connecting
Active-low input to asynchronously reset the boundary-scan circuit. The
TRST
powered by the 2.5-V/3.0-V/3.3-V V
You should hold
changed from 0 to 1.
If the JTAG interface is not required on the board, you can disable the JTAG
circuitry by connecting the
pin is optional according to IEEE Std. 1149.1. The
TMS
CCPD
at 1 or you should keep
TCK
supply.
TRST
to GND.
and
Description
pin to GND.
CCPD
Configuration File Formats
supply.
TCK
TCK
static while
pin is powered by the
Altera Corporation
TRST
November 2007
TRST
pin is
chapters
is