PM4328-PI PMC-Sierra, Inc., PM4328-PI Datasheet - Page 39

• Manufacturer Part Number: PM4328-PI
• Description: Framer, T1|E1|T3 Standard Format, 324-BGA
• Manufacturer: PMC-Sierra, Inc.

STANDARD PRODUCT
DATASHEET
PMC-2011596
8
Pin Name
DS3 Line Side Interface
RCLK
RPOS/RDAT
RNEG/RLCV
TCLK
PROPRIETARY AND CONFIDENTIAL
PIN DESCRIPTION
Type
Input
Input
Input
Output AA7 Transmit Clock (TCLK). TCLK provides timing for
ISSUE 1
Pin
No.
W5
Y7
AB6 Negative Input Pulse (RNEG). RNEG represents the
Function
Receive Input Clock (RCLK). RCLK provides the
receive direction timing. RCLK is a DS3, nominally a
44.736 MHz, 50% duty cycle clock input.
Positive Input Pulse (RPOS). RPOS represents the
positive pulses received on the B3ZS-encoded DS3
when dual rail input format is selected.
Receive Data Input (RDAT). RDAT represents the
NRZ (unipolar) DS3 input data stream when single rail
input format is selected.
RPOS and RDAT are sampled on the rising edge of
RCLK by default and may be enabled to be sampled
on the falling edge of RCLK by setting the RFALL bit in
the DS3 Master Receive Line Options register.
negative pulses received on the B3ZS-encoded DS3
when dual rail input format is selected.
Line code violation (RLCV). RLCV represents receive
line code violations when single rail input format is
selected.
RNEG and RLCV are sampled on the rising edge of
RCLK by default and may be enabled to be sampled
on the falling edge of RCLK by setting the RFALL bit in
the DS3 Master Receive Line Options register.
circuitry downstream of the DS3 transmitter of the
TECT3. TCLK is nominally a 44.736 MHz, 50% duty
cycle clock.
26
HIGH DENSITY T1/E1 FRAMER
AND M13 MULTIPLEXER
PM4328 TECT3