NUC100LC1BN Nuvoton Technology Corporation of America, NUC100LC1BN Datasheet - Page 345

IC MCU 32BIT 32KB FLASH 48LQFP

NUC100LC1BN

Manufacturer Part Number
NUC100LC1BN
Description
IC MCU 32BIT 32KB FLASH 48LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro™r
Datasheets

Specifications of NUC100LC1BN

Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, I²S, LVD, POR, PS2, PWM, WDT
Number Of I /o
35
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NUC100LC1BN
Manufacturer:
NuvoTon
Quantity:
1 600
Part Number:
NUC100LC1BN
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
NUC100LC1BN
Manufacturer:
NUVOTON
Quantity:
20 000
Variable Serial Clock Frequency
In master mode, the output of serial clock can be programmed as variable frequency pattern if the
Variable Clock Enable bit VARCLK_EN (SPI_CNTRL[23]) is enabled. The frequency pattern
format is defined in VARCLK (SPI_VARCLK[31:0]) register. If the bit content of VARCLK is ‘0’ the
output frequency is according with the DIVIDER (SPI_DIVIDER[15:0]) and if the bit content of
VARCLK is ‘1’, the output frequency is according to the DIVIDER2 (SPI_DIVIDER[31:16]). Figure
5-52 is the timing relationship among the serial clock (SPICLK), the VARCLK, the DIVIDER and
the DIVIDER2 registers. A two-bit combination in the VARCLK defines one clock cycle. The bit
field VARCLK[31:30] defines the first clock cycle of SPICLK. The bit field VARCLK[29:28] defines
the second clock cycle of SPICLK and so on. The clock source selections are defined in VARCLK
and it must be set 1 cycle before the next clock option. For example, if there are 5 CLK1 cycle in
SPICLK, the VARCLK shall set 9 ‘0’ in the MSB of VARCLK. The 10th shall be set as ‘1’ in order
to switch the next clock source is CLK2. Note that when enable the VARCLK_EN bit, the setting
of TX_BIT_LEN must be programmed as 0x10 (16 bits mode only).
Clock Polarity
The CLKP bit (SPI_CTL[11]) defines the serial clock idle state in master mode only. If CLKP = 1,
the output SPICLK is idle at high state, otherwise it is at low state if CLKP = 0. For variable serial
clock, it works in CLKP = 0 only.
Transmit/Receive Bit Length
The bit length of a transaction word is defined in TX_BIT_LEN bit field (SPI_CNTRL[7:3]). It can
be configured up to 32 bits length in a transaction word for transmitting and receiving.
(DIVIDER2)
(DIVIDER)
VARCLK
SPICLK
NuMicro™ NUC100 Series Technical Reference Manual
CLK1
CLK2
Figure 5-52 Variable Serial Clock Frequency
Figure 5-53 32-Bit in one Transaction
00000000011111111111111110000111
- 345 -
Publication Release Date: Oct 22, 2010
Revision V1.06

Related parts for NUC100LC1BN