NUC100LC1BN Nuvoton Technology Corporation of America, NUC100LC1BN Datasheet - Page 410

• Manufacturer Part Number: NUC100LC1BN
• Description: IC MCU 32BIT 32KB FLASH 48LQFP
• Manufacturer: Nuvoton Technology Corporation of America
• Series: NuMicro™r

Specifications of NUC100LC1BN

• Core Processor: ARM Cortex-M0
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: I²C, IrDA, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, I²S, LVD, POR, PS2, PWM, WDT
• Number Of I /o: 35
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 5.5 V
• Data Converters: A/D 8x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

[1]
[0]
NuMicro™ NUC100 Series Technical Reference Manual
THRE_IF
RDA_IF
Note: This bit is read only and reset to 0 when all bits of BIF, FEF and PEF are cleared.
Transmit Holding Register Empty Interrupt Flag (Read Only).
This bit is set when the last data of TX FIFO is transferred to Transmitter Shift Register.
If UA_IER [THRE_IEN] is enabled, the THRE interrupt will be generated.
Note: This bit is read only and it will be cleared when writing data into THR (TX FIFO
not empty).
Receive Data Available Interrupt Flag (Read Only).
When the number of bytes in the RX FIFO equals the RFITL then the RDA_IF will be
set. If UA_IER [RDA_IEN] is enabled, the RDA interrupt will be generated.
Note: This bit is read only and it will be cleared when the number of unread bytes of RX
FIFO drops below the threshold level (RFITL).
- 410 -
Publication Release Date: Dec. 22, 2010
Revision V1.06