NUC100LC1BN Nuvoton Technology Corporation of America, NUC100LC1BN Datasheet - Page 480

• Manufacturer Part Number: NUC100LC1BN
• Description: IC MCU 32BIT 32KB FLASH 48LQFP
• Manufacturer: Nuvoton Technology Corporation of America
• Series: NuMicro™r

Specifications of NUC100LC1BN

• Core Processor: ARM Cortex-M0
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: I²C, IrDA, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, I²S, LVD, POR, PS2, PWM, WDT
• Number Of I /o: 35
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 5.5 V
• Data Converters: A/D 8x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

[21]
[20]
[19]
[18]
[17]
[16]
[15:13]
[12]
NuMicro™ NUC100 Series Technical Reference Manual
TXBUSY
TXEMPTY
TXFULL
TXTHF
TXOVF
TXUDF
Reserved
RXEMPTY
Transmit Busy
This bit is clear to 0 when all data in transmit FIFO and shift buffer is shifted out. And
set to 1 when 1st data is load to shift buffer.
1 = Transmit shift buffer is busy
0 = Transmit shift buffer is empty
This bit is read only.
Transmit FIFO empty
This bit reflect data word number in transmit FIFO is zero
1 = Empty
0 = Not empty
This bit is read only.
Transmit FIFO full
This bit reflect data word number in transmit FIFO is 8
1 = Full.
0 = Not full.
This bit is read only
Transmit FIFO threshold flag
When data word(s) in transmit FIFO is equal or lower than threshold value set in
TXTH[2:0] the TXTHF bit becomes to 1. It keeps at 1 till TXFIFO_LEVEL[3:0] is higher
than TXTH[1:0] after software write TXFIFO register.
1 = Data word(s) in FIFO is equal or lower than threshold level
0 = Data word(s) in FIFO is higher than threshold level
This bit is read only
Transmit FIFO overflow flag
Write data to transmit FIFO when it is full and this bit set to 1
1 = Overflow
0 = No overflow
Software can write 1 to clear this bit to zero
Transmit FIFO underflow flag
When transmit FIFO is empty and shift logic hardware read data from data FIFO
causes this set to 1.
1 = Underflow
0 = No underflow
Software can write 1 to clear this bit to zero
Reserved
Receive FIFO empty
This bit reflects data words number in receive FIFO is zero
1 = Empty
0 = Not empty
This bit is read only.
- 480 -
Publication Release Date: Dec. 22, 2010
Revision V1.06